- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367818 > PCF8566 (NXP Semiconductors N.V.) Universal LCD driver for low multiplex rates PDF資料下載
參數(shù)資料
| 型號： | PCF8566 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Universal LCD driver for low multiplex rates |
| 中文描述： | 通用LCD驅(qū)動器的低復用率 |
| 文件頁數(shù)： | 13/40頁 |
| 文件大小： | 243K |
| 代理商： | PCF8566 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1998 May 04
13
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex
rates
PCF8566
6.5
Oscillator
The internal logic and the LCD drive signals of the
PCF8566 or PCF8576 are timed either by the built-in
oscillator or from an external clock.
The clock frequency (f
CLK
) determines the LCD frame
frequency and the maximum rate for data reception from
the I
2
C-bus. To allow I
2
C-bus transmissions at their
maximum data rate of 100 kHz, f
CLK
should be chosen to
be above 125 kHz.
A clock signal must always be supplied to the device;
removing the clock may freeze the LCD in a DC state.
6.6
Internal clock
When the internal oscillator is used, OSC (pin 6) should be
tied to V
SS
. In this case, the output from CLK (pin 4)
provides the clock signal for cascaded PCF8566s and
PCF8576s in the system.
6.7
External clock
The condition for external clock is made by tying OSC
(pin 6) to V
DD
; CLK (pin 4) then becomes the external
clock input.
6.8
Timing
The timing of the PCF8566 organizes the internal data flow
of the device. This includes the transfer of display data
from the display RAM to the display segment outputs.
In cascaded applications, the synchronization signal
SYNC maintains the correct timing relationship between
the PCF8566s in the system. The timing also generates
the LCD frame frequency which it derives as an integer
multiple of the clock frequency (Table 3). The frame
frequency is set by MODE SET commands when internal
clock is used, or by the frequency applied to pin 4 when
external clock is used.
Table 3
LCD frame frequencies
The ratio between the clock frequency and the LCD frame
frequency depends on the mode in which the device is
operating. In the power saving mode the reduction ratio is
six times smaller; this allows the clock frequency to be
reduced by a factor of six. The reduced clock frequency
results in a significant reduction in power dissipation.
PCF8566 MODE
f
frame
NOMINAL
f
frame
(Hz)
64
64
Normal mode
Power saving mode
f
CLK
/2880
f
CLK
/480
The lower clock frequency has the disadvantage of
increasing the response time when large amounts of
display data are transmitted on the I
2
C-bus. When a
device is unable to ‘digest’ a display data byte before the
next one arrives, it holds the SCL line LOW until the first
display data byte is stored. This slows down the
transmission rate of the I
2
C-bus but no data loss occurs.
6.9
Display latch
The display latch holds the display data while the
corresponding multiplex signals are generated. There is a
one-to-one relationship between the data in the display
latch, the LCD segment outputs and one column of the
display RAM.
6.10
Shift register
The shift register serves to transfer display information
from the display RAM to the display latch while previous
data are displayed.
6.11
Segment outputs
The LCD drive section includes 24 segment outputs
S0 to S23 (pins 17 to 40) which should be connected
directly to the LCD. The segment output signals are
generated in accordance with the multiplexed backplane
signals and with the data resident in the display latch.
When less than 24 segment outputs are required the
unused segment outputs should be left open-circuit.
6.12
Backplane outputs
The LCD drive section includes four backplane outputs
BP0 to BP3 which should be connected directly to the
LCD. The backplane output signals are generated in
accordance with the selected LCD drive mode. If less than
four backplane outputs are required the unused outputs
can be left open. In the 1 : 3 multiplex drive mode BP3
carries the same signal as BP1, therefore these two
adjacent outputs can be tied together to give enhanced
drive capabilities. In the 1 : 2 multiplex drive mode
BP0 and BP2, BP1 and BP3 respectively carry the same
signals and may also be paired to increase the drive
capabilities. In the static drive mode the same signal is
carried by all four backplane outputs and they can be
connected in parallel for very high drive requirements.
6.13
Display RAM
The display RAM is a static 24
×
4-bit RAM which stores
LCD data. A logic 1 in the RAM bit-map indicates the ‘on’
state of the corresponding LCD segment; similarly, a
logic 0 indicates the ‘off’ state.
相關PDF資料 |
PDF描述 |
|---|---|
| PCF8573 | Clock/calendar with Power Fail Detector |
| PCF8573P | Clock/calendar with Power Fail Detector |
| PCF8573T | Clock/calendar with Power Fail Detector |
| PCF8574 | Remote 8-bit I/O expander for I2C-bus |
| PCF8578 | LCD row/column driver for dot matrix graphic displays |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8566P | 制造商:NXP Semiconductors 功能描述:LCD DRIVER LOW-MUX 40DIP 制造商:NXP Semiconductors 功能描述:LCD DRIVER, LOW-MUX, 40DIP |
| PCF8566P,112 | 功能描述:LCD 驅(qū)動器 LCD DVR UNVRSL LOW-MUX RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| PCF8566P-1 | 制造商:PHILIPS-SEMI 功能描述: |
| PCF8566PN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| PCF8566T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
發(fā)布緊急采購，3分鐘左右您將得到回復。