- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382377 > PC89C660 (NXP Semiconductors N.V.) 80C51 8-bit Flash microcontroller family PDF資料下載
參數(shù)資料
| 型號： | PC89C660 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 80C51 8-bit Flash microcontroller family |
| 中文描述： | 80C51的8位閃存微控制器系列 |
| 文件頁數(shù)： | 17/89頁 |
| 文件大?。?/td> | 491K |
| 代理商： | PC89C660 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Philips Semiconductors
Product data
P89C660/P89C662/P89C664/
P89C668
80C51 8-bit Flash microcontroller family
16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM
2002 Oct 28
17
INTERNAL BUS
8
BSD7
S1DAT
ACK
SCL
SDA
SHIFT PULSES
SU00969
Figure 6. Serial Input/Output Configuration
SHIFT IN
SDA
SCL
D7
D6
D5
D4
D3
D2
D1
D0
A
SHIFT ACK & S1DAT
ACK
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
A
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(1)
(1)
S1DAT
SHIFT BSD7
BSD7
D7
D6
D5
D4
D3
D2
D1
D0
(3)
LOADED BY THE CPU
(1) Valid data in S1DAT
(2) Shifting data in S1DAT and ACK
(3) High level on SDA
SHIFT OUT
SU00970
Figure 7. Shift-in and Shift-out Timing
In the following text, it is assumed that ENS1 = “1”.
The “START” Flag, STA:
STA = “1”: When the STA bit is set to
enter a Master mode, the SIO1 hardware checks the status of the
I2C bus and generates a START condition if the bus is free. If the
bus is not free, then SIO1 waits for a STOP condition (which will free
the bus) and generates a START condition after a delay of half a
clock period of the internal serial clock generator.
If STA is set while SIO1 is already in a Master mode and one or
more bytes are transmitted or received, SIO1 transmits a repeated
START condition. STA may be set at any time. STA may also be set
when SIO1 is an addressed slave.
STA = “0”: When the STA bit is reset, no START condition or
repeated START condition will be generated.
The STOP Flag, STO:
STO = “1”: When the STO bit is set while
SIO1 is in a Master mode, a STOP condition is transmitted to the
I
2
C bus. When the STOP condition is detected on the bus, the SIO1
hardware clears the STO flag. In a Slave mode, the STO flag may
be set to recover from an error condition. In this case, no STOP
condition is transmitted to the I
2
C bus. However, the SIO1 hardware
behaves as if a STOP condition has been received and switches to
the defined “not addressed” Slave Receiver mode. The STO flag is
automatically cleared by hardware.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC8D52 | |
| PC8Q52 | PHOTOCOUPLER |
| PC8Q66Q | |
| PC910 | |
| PC910L0NSZ | PHOTOCOUPLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC89HK | 功能描述:HARDWARE KIT PD8010 9010DKN RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* |
| PC8ADVA2M49PXHSA1 | 制造商:Infineon Technologies AG 功能描述:PAYMENT - Bulk |
| PC8ADVAKM49XHSA2 | 制造商:Infineon Technologies AG 功能描述:PAYMENT - Rail/Tube |
| PC8ADVAKM51XHSA1 | 制造商:Infineon Technologies AG 功能描述:PAYMENT - Rail/Tube |
| PC8ADVAKM51XHSA2 | 制造商:Infineon Technologies AG 功能描述:PAYMENT - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。