參數(shù)資料
型號(hào): PC87393F-VJG
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 外設(shè)及接口
英文描述: 100-Pin LPC SuperI/O Devices for Portable Applications
中文描述: MULTIFUNCTION PERIPHERAL, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 77/148頁(yè)
文件大?。?/td> 1733K
代理商: PC87393F-VJG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)當(dāng)前第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
2.0 Device Architecture and Configuration (Continued)
34
www.national.com
2.4
INTERRUPT SERIALIZER
The Interrupt Serializer translates parallel interrupt request (PIRQ) signals received from external devices, via the PIRQn (n
can be A, B, C or D) pins and from internal IRQ sources, into serial interrupt request data transmitted over the SERIRQ bus.
This enables the integration of devices that support only parallel IRQs in a system which supports only serial IRQs.
PIRQ signals that enter the device or internal IRQs are fed into an IRQ Mapping, Enable, and Polarity Control block. This
block maps them to their associated IRQ slots. The IRQs are then fed into the Interrupt Serializer, where they are translated
into serial data and transmitted over the SERIRQ bus.
The PIRQn input value is routed to the Interrupt Serializer as the IRQ value to be driven onto IRQ slot n.
The same slot cannot be shared among different interrupt sources in this device.
When a transition is sensed on an IRQ source,the new value of the IRQ source is transmitted over the SERIRQ bus during
the corresponding IRQ slot. For example, when a transition on PIRQA is sensed, the new value of PIRQA is transmitted
during slot n of the SERIRQ bus.
Figure 4 shows the mechanism for both interrupt serialization and wake-up.
Figure 4. Interrupt Serialization and Wake-Up Mechanism
2.5
WAKE-UP CONTROL
The Wake-Up Control module receives the parallel interrupt request (PIRQn) signals from external devices and the IRQ sig-
nals from internal sources. It generates the PWUREQ system wake-up signal. All mapped IRQ signals, both internal and
external, enter the Wake-Up Enable Control block. If one of them becomes active and is enabled for wake-up, an active
PWUREQ signal is generated.
2.6
THE PARALLEL PORT MULTIPLEXER (PPM)
The Parallel Port Multiplexer (PPM) allows connection of an external Floppy Disk Drive (FDD) through the Parallel Port con-
nector (25-pin DIN) instead of, or in addition to, the internal FDD on the normal FDC header. This is done by turning the
Parallel Port pins into an additional set of FDC pins, while isolating them from Parallel Port functionality (see Section 1.4 for
a signal multiplexing description).
A printer, or any other parallel device, may be exchanged with an external FDD without turning the system off. The PPM
logic automatically detects whether a parallel device or the FDD is connected, and routes the Parallel Port pins to either the
Parallel Port or the FDC functional blocks accordingly. See Figure 5.
To enable PPM mode, set bits 6-5 (Pin 35 Function Select) of the SIOCF5 register to the values that represent the desired
configuration (see Section 2.10.6). The control of the connection, after enabling PPM mode, is done by bit SIOCF5[7] (PNF
status) of this register as follows:
q
PNF status = 1, PPM is inactive and the Parallel Port pins are assigned Parallel Port functionality
q
PNF status = 0, PPM is active and the Parallel Port pins are assigned FDC functionality.
The value of bit SIOCF5[7] is determine by the PNF pin signal and the PNF polarity setting (bits SIOCF5[6:5]).
When PPM mode is disabled (both bits 6-5 of the SIOCF5 register = 0), the Parallel Port pins are assigned Parallel Port
functionality, regardless of the value of PNF.
The internal FDD on the normal FDC pins, and the external FDD on the Parallel Port pins can be assigned as Drive A and
Drive B, respectively, or the drive assignment can be switched between them.
IRQ Mapping
and Polarity
Control
Internal
IRQ
Sources
Control
Signals
PIRQn
Interrupt
Serializer
Bus Interface
SERIRQ
IRQ1
IRQ15
PWUREQ
Wake-Up
Enable
Control
Pins
相關(guān)PDF資料
PDF描述
PC906N 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PC926N 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PCA.1D.694.CNAD42Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD42 CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD52Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC87393VJG 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V,
PC87393-VJG 制造商:NSC 制造商全稱:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications
PC87410 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller
PC87410VLK 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC87413 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations