LPwait 3
參數(shù)資料
型號(hào): PC56F8006VWL
廠商: Freescale Semiconductor
文件頁數(shù): 55/106頁
文件大?。?/td> 0K
描述: DSP 16BIT 28-SOIC
標(biāo)準(zhǔn)包裝: 26
系列: 56F8xxx
核心處理器: 56800
芯體尺寸: 16-位
速度: 32MHz
連通性: I²C,LIN,SCI,SPI
外圍設(shè)備: LVD,POR,PWM,WDT
輸入/輸出數(shù): 23
程序存儲(chǔ)器容量: 16KB(8K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 1K x 16
電壓 - 電源 (Vcc/Vdd): 1.8 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 15x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
包裝: 管件
MC56F8006/MC56F8002 Digital Signal Controller, Rev. 4
Specifications
Freescale Semiconductor
52
LPwait 3
32.768 kHz device clock;
Clocked by a 32.768 kHz external crystal
oscillator in power down;
PLL disabled;
All peripheral modules disabled and clock
gated off;
processor core in wait state
157.55
A 1.57 mA
380
A
3.4 mA
398
A
3.6 mA
Stop
32 MHz device clock
relaxation oscillator (ROSC) in high speed
mode;
PLL engaged;
all peripheral module and core clocks are off;
ADC/DAC/comparator powered off;
processor core in stop state
8.21 mA
65.51
A
9.8 mA
130
A
10.3 mA
132
A
LSstop 2
200 kHz device clock;
relaxation oscillator (ROSC) in standby
mode;
PLL disabled;
all peripheral modules disabled and clock
gated off;
processor core in stop state.
194.69
A 65.51 A
340
A120 A357 A
123
A
LPstop 2
32.768 kHz device clock;
Clocked by a 32.768 kHz external crystal
relaxation oscillator (ROSC) in power down;
PLL disabled;
all peripheral modules disabled and clock
gated off;
processor core in stop state.
2.77
A
13.99 nA
45
A3.0 A
58
A3.6 A
PPD 4 with
XOSC
32.768 kHz clock fed on XTAL
RTC or COP monitoring XOSC (but no
wakeup)
processor core in stop state
879.72 nA 11.56 nA
18
A2.4 A
22
A3.0 A
PPD with LP
oscillator
(1 kHz)
enabled
RTC or COP monitoring LP oscillator (but no
wakeup);
processor core in stop state.
499.15 nA
13.9 nA
14
A2.4 A
17
A
2.8 mA
PPD with no
clock
monitoring
RTC and LP oscillator are disabled;
processor core in stop state.
494.04 nA 12.88 nA
14
A2.4 A
17
A2.8 A
1 No output switching; all ports configured as inputs; all inputs low; no DC loads.
2 Low speed mode: LPR (lower voltage regulator control bit) = 0 and voltage regulator is in full regulation. Characterization only.
3 Low power mode: LPR (lower voltage regulator control bit) = 1; the voltage regulator is put into standby.
4 Partial power down mode: PPDE (partial power down enable bit) = 1; power management controller (PMC) enters partial power
down mode the next time that the STOP command is executed.
Table 22. Supply Current Consumption (continued)
Mode
Conditions
Typical @ 3.3 V,
25 °C
Maximum @ 3.6 V,
105 °C
Maximum @ 3.6 V,
125 °C
IDD
1
IDDA
IDD
1
IDDA
IDD
1
IDDA
相關(guān)PDF資料
PDF描述
PC9RS08LA8CLF MCU 8BIT 8K FLASH W/ LCD 48-LQFP
PC9RS08LE4CWL MCU 8BIT 4K FLASH W/ LCD 28-SOIC
PC9S08QE64CLH MCU 8BIT 64K FLASH 64-LQFP
PCA8574N,112 IC I/O EXPANDER I2C 8B 16DIP
PCA8575BS,118 IC I/O EXPANDER I2C 16B 24HVQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC56F8023VLC 制造商:Freescale Semiconductor 功能描述:16 BIT DSPHC - Trays
PC56F8025VLD 制造商:Freescale Semiconductor 功能描述:16-BIT 56F8XXX CISC 32KB FLASH 3.3V 44-PIN LQFP TRAY - Trays
PC56F8037VLH 制造商:Freescale Semiconductor 功能描述:
PC56F8245VLD 制造商:Freescale Semiconductor 功能描述:PC56F8245VLD - Bulk
PC56F8246VLF 制造商:Freescale Semiconductor 功能描述:PC56F8246VLF - Bulk