- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367793 > PC107AVZFU100LC (ATMEL CORP) PCI Bridge Memory Controller PDF資料下載
參數(shù)資料
| 型號： | PC107AVZFU100LC |
| 廠商： | ATMEL CORP |
| 元件分類： | 外設及接口 |
| 英文描述： | PCI Bridge Memory Controller |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA503 |
| 封裝： | 33 X 33 MM, 1.27 MM PITCH, PLASTIC, FLIP CHIP, BGA-503 |
| 文件頁數(shù)： | 44/50頁 |
| 文件大?。?/td> | 453K |
| 代理商： | PC107AVZFU100LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁
44
PC107A [Preliminary]
2137C–HIREL–03/04
Pull-up/Pull-down
Resistor Requirements
The data bus input receivers are normally turned off when no read operation is in
progress; therefore, they do not require pull-up resistors on the bus. The processor data
bus signals are: DH[0
–
31], DL[0
–
31], and PAR[0
–
7]. The memory data bus signals are:
MDH[0
–
31], MDL[0
–
31], and PAR/AR[0
–
7].
If the 32-bit data bus mode is selected, the input receivers of the unused data and parity
bits (DL[0
–
31], DP[4
–
7], MDL[0
–
31], and PAR[4
–
7]) will be disabled, and their outputs
will drive logic zeros when they would otherwise normally be driven. For this mode,
these pins do not require pull-up resistors, and should be left unconnected by the sys-
tem to minimize possible output switching.
It is recommended that ARTRY, TA, and TS have weak pull-up resistors (2 k
–
10 k
)
connected to BV
DD
.
It is recommended that MTP[1
–
2] and TEST2 have weak pull-up resistor (2 k
–
10 k
)
connected to GV
DD
.
It is recommended that the following signals be pulled up to OV
DD
with weak pull-up
resistors (2 k
–
10 k
): SDA, SCL, TEST1, and FTP[3
–
3].
It is recommended that the following PCI control signals be pulled up to LV
DD
with weak
pull-up resistors (2 k
–
10 k
): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP,
TRDY and INTA. The resistor values may need to be adjusted stronger to reduce
induced noise on specific board designs.
The following pins have internal pull-up resistors enabled at all times: REQ[06
–
4], TCK,
TDI, TMS, and TRST, BR1, HRESET_CPU, MCP, QACK, SRESET, TEST and
TRIG_OUT. See Table 1, “PC107A Pinout Listing,” on page 5 for more information.
The following pins have internal pull-up resistors enabled only while device is in the
reset state: MDL0, FOE, RCS0, SDRAS, SDCAS, CKE, SDBAO, and SDMA[10
–
1]. See
Table 1, “PC107A Pinout Listing,” on page 5 for more information.
The following pins are reset configuration pins: MDL0, FOE, RCS0, SDBAO, SDMA[10
–
1], and PLL_CFG[0
–
3]. These pins are sampled during reset to configure the device.
Any other unused active low input pins should be tied to a logic one level via weak pull-
up resistors (2 k
–
10 k
) to the appropriate power supply listed in Table 3 on page 12.
Unused active high input pins should be tied to GND via weak pull-down resistors
(2 k
–
10 k
).
相關PDF資料 |
PDF描述 |
|---|---|
| PC107AVZFU100LD | PCI Bridge Memory Controller |
| PC107AVGHU100L | PCI Bridge Memory Controller |
| PC107A | PCI Bridge Memory Controller |
| PC107AMGHU100L | PCI Bridge Memory Controller |
| PC107AMGHU100LC | PCI Bridge Memory Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PC107AVZFU100LD | 制造商:e2v technologies 功能描述:IC BRIDGE MEM CTRL 100 MHZ - Trays |
| PC107B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| PC107C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| PC10-7-TO5 | 功能描述:光電二極管 Low Capacitance 3.57mm Dia Area RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Photodiodes 反向電壓:10 V 最大暗電流:30 nA 峰值波長:565 nm 上升時間:3.1 us 下降時間:3 us 半強度角度:50 deg 封裝 / 箱體:TO-5 |
| PC108 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 25V V(BR)CEO | 100MA I(C) | TO-92 |
發(fā)布緊急采購，3分鐘左右您將得到回復。