- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367793 > PC107A (Atmel Corp.) PCI Bridge Memory Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | PC107A |
| 廠商： | Atmel Corp. |
| 英文描述： | PCI Bridge Memory Controller |
| 中文描述： | PCI橋內(nèi)存控制器 |
| 文件頁數(shù)： | 3/50頁 |
| 文件大?。?/td> | 453K |
| 代理商： | PC107A |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
3
PC107A [Preliminary]
2137C–HIREL–03/04
General Parameters
The following list provides a summary of the general parameters of the PC107A:
Technology
0.29 μm CMOS, five-layer metal
Die size
50 mm
2
Transistor count
0.96 million
Logic design
Fully-static
Package
Surface mount 503 Plastic Ball Grid Array (C4/PBGA)
Core power supply
2.5 ±5% V DC (nominal; see Table 3 on page 12 for
recommended operating conditions)
I/O power supply
3.0 to 3.6V DC
Features
The PC107A provides an integrated high-bandwidth, high-performance interface
between up to two 60x processors, the PCI bus, and main memory. This section sum-
marizes the features of the PC107A. Major features of the PC107A are as follows:
Memory Interface
–
64-/32-bit 100 MHz bus
–
Programmable timing supporting either FPM DRAM, EDO DRAM or SDRAM
–
High-bandwidth bus (32-/64-bit data bus) to DRAM
–
Supports one to eight banks of 4-, 16-, 64-, or 128-Mbit memory devices,
and up to four banks of 256 Mbit SDRAM devices
–
Supports 1M byte to 1 Gbyte DRAM memory
–
144M bytes of ROM space
–
8-, 32-, or 64-bit ROM
–
Write buffering for PCI and processor accesses
–
Supports normal parity, read-modify-write (RMW), or ECC
–
Data-path buffering between memory interface and processor
–
Low-voltage TTL logic (LVTTL) interfaces
–
Port X: 8-, 32-, or 64-bit general-purpose I/O port using ROM controller
interface with programmable address strobe timing
32-bit PCI Interface Operating up to 66 MHz
–
PCI 2.1-compliant
–
PCI 5.0V tolerance
–
Support for PCI locked accesses to memory
–
Support for accesses to PCI memory, I/O, and configuration spaces
–
Selectable big- or little-endian operation
–
Store gathering of processor-to-PCI write and PCI-to-memory write
accesses
–
Memory prefetching of PCI read accesses
–
Selectable hardware-enforced coherency
–
PCI bus arbitration unit (five request/grant pairs)
–
PCI agent mode capability
–
Address translation unit
–
Some internal configuration registers accessible from PCI
Two-channel Integrated DMA Controller (Writes to ROM/Port
×
Not Supported)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC107AMGHU100L | PCI Bridge Memory Controller |
| PC107AMGHU100LC | PCI Bridge Memory Controller |
| PC107AMGHU100LD | PCI Bridge Memory Controller |
| PC107AMZFU100L | PCI Bridge Memory Controller |
| PC107AMZFU100LC | PCI Bridge Memory Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC107AMGH100LC | 制造商:e2v technologies 功能描述:POWERPC 107 PCI BRIDGE / MEMORY CTRL'R REV.C - 100MHZ, 2.5V, HITCE, IND TEMP |
| PC107AMGHU100L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AMGHU100LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AMGHU100LD | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AMZFU100L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。