- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224662 > PAC80 (Lattice Semiconductor Corporation) In-System Programmable Analog Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | PAC80 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable Analog Circuit |
| 中文描述： | 在系統(tǒng)可編程模擬電路 |
| 文件頁數(shù)： | 6/19頁 |
| 文件大?。?/td> | 342K |
| 代理商： | PAC80 |
Specifications ispPAC80
14
In-System Programmability
Figure 4. Configuring the ispPAC80 “In-System” from a PC Parallel Port
In-System Programming
The ispPAC80 is an in-system programmable device.
This is accomplished by integrating all high voltage
programming circuitry on-chip. Programming is performed
through a 5-wire, IEEE 1149.1 compliant serial port
interface at normal logic levels. Once a device is pro-
grammed, all configuration information is stored on-chip,
in non-volatile E2CMOS memory cells. The specifics of
the IEEE 1149.1 serial interface are described in the
interface section of this data sheet.
User Electronic Signature
A user electronic signature (UES) feature is included in
the E2 memory of the ispPAC80. It contains 21 bits that
can be configured by the user to store unique data such
as ID codes, revision numbers or inventory control data.
Electronic Security
An electronic security “fuse” (ESF) bit is provided in every
ispPAC80 device to prevent unauthorized readout of the
E2CMOS user bit patterns. Once programmed, this cell
prevents further access to the functional user bits in the
device. This cell can only be erased by reprogramming
the device, so the original configuration can not be
examined once programmed. Usage of this feature is
optional.
Production Programming Support
Once a final configuration is determined, an ASCII format
JEDEC file is created using the PAC-Designer software.
Devices can then be ordered through the usual supply
channels with the user’s specific configuration already
preloaded into the devices. By virtue of its standard
interface, compatibility is maintained with existing pro-
duction programming equipment, giving customers a
wide degree of freedom and flexibility in production
planning.
Evaluation Fixture
Included in the basic ispPAC80 Design Kit is an engineer-
ing prototype board that can be connected to the parallel
port of a PC. It demonstrates proper layout techniques for
the ispPAC80 and can be used in real time to check
circuit operation as part of the design process. Input and
output connections as well as a “breadboard” circuit area
are provided to speed debugging of the circuit.
ispDownload
Cable (6')
4
Other
System
Circuitry
ispPAC80
Device
PAC-Designer
Software
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PACE1754-20PGMB | SPECIALTY MICROPROCESSOR CIRCUIT, CPGA68 |
| PAL16R8ANC | Progammable Array Logic Series 24 (PAL Series 24) |
| PAL16R8AVC | Progammable Array Logic Series 24 (PAL Series 24) |
| PAL18C1AN | Progammable Array Logic Series 24 (PAL Series 24) |
| PAL18C1ANC | Progammable Array Logic Series 24 (PAL Series 24) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PAC80/81-EV | 功能描述:可編程邏輯 IC 開發(fā)工具 ispPAC80 & ispPAC81 Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓: |
| P-AC-832-2 | 制造商:PSM International 功能描述: |
| P-AC84RZSZ0U | 制造商:Panasonic Industrial Devices 功能描述:AGITATOR SUB:AC84RBZDZ000 |
| P-AC88RYUZV06 | 制造商:Panasonic Industrial Devices 功能描述:BRUSH |
| PAC91 | 功能描述:測(cè)試引線 PRINT ADAPTER CABL RoHS:否 制造商:Pomona Electronics 設(shè)備類型:Patch Cords 連接器類型:Banana plug (stackable) on both ends 長(zhǎng)度:60 in 顏色:Black |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。