- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224662 > PAC80 (Lattice Semiconductor Corporation) In-System Programmable Analog Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | PAC80 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable Analog Circuit |
| 中文描述： | 在系統(tǒng)可編程模擬電路 |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 342K |
| 代理商： | PAC80 |
Specifications ispPAC80
11
VCM-
VCM+
G=1
G=2
G=5
G=10
1.000
4.000
0.557
0.278
0.111
0.056
1.100
3.900
0.728
0.364
0.146
0.073
1.200
3.800
0.899
0.450
0.180
0.090
1.300
3.700
1.071
0.535
0.214
0.107
1.400
3.600
1.242
0.621
0.248
0.124
1.500
3.500
1.413
0.707
0.283
0.141
1.600
3.400
1.584
0.792
0.317
0.158
1.700
3.300
1.756
0.878
0.351
0.176
1.800
3.200
1.927
0.964
0.385
0.193
1.900
3.100
2.098
1.049
0.420
0.210
2.000
3.000
2.270
1.135
0.454
0.227
2.100
2.900
2.441
1.220
0.488
0.244
2.200
2.800
2.612
1.306
0.522
0.261
2.300
2.700
2.783
1.392
0.557
0.278
2.400
2.600
2.955
1.477
0.591
0.295
2.426
2.574
3.000*
1.500*
0.600*
0.300*
2.500
3.126
1.563
0.625
0.313
Theory of Operation (Continued)
Differential I/O. Differential peak-peak voltage is deter-
mined by knowing the signal extremes on both differential
input or output pins. For example, if V(+) equals 4V and
V(-) equals 1V, the differential voltage is defined as V(+)
- V(-) = Vdiff, or 4V - 1V = +3V. Since either polarity can
exist on differential I/O pins, it is also possible for the
opposite extreme to exist and would mean when V(+)
equals 1V and V(-) equals 4V, the differential voltage is
now 1V - 4V = -3V. To calculate the differential peak-peak
voltage or full signal swing, the absolute difference be-
tween the two extreme Vdiff’s is calculated. Using the
previous examples would result in |(+3V) - (-3V)| = 6V. It
can be immediately seen that true differential signals
result in a doubling of usable dynamic range. For more
explanation of this and other differential circuit benefits,
please refer to application note AN6019.
Single-ended Input. To connect the ispPAC80 differen-
tial input to a single-ended signal, one of the differential
inputs needs to be connected to a DC bias, preferably
VREFOUT. The input signal must either be AC coupled or
have a DC bias equal to the DC level of the other input.
Since the input voltage is defined as VIN+- VIN-, the
common mode level is ignored. The signal information is
only present on one input, the other being connected to
a voltage reference.
Single-ended Output. Connecting the output to a single-
ended circuit is simpler still. Simply connect one-half of
the differential output, but not the other. Either output
conveys the signal information, just at half the magnitude
of the differential output. The DC level of the single-
ended output will be VREFOUT. If the load is not AC
coupled and is at a DC potential other than VREFOUT, the
load draws a constant current. Using one of the differen-
tial outputs halves the available output voltage swing
(3Vp-p versus 6Vp-p). If the load requires DC current, the
amount available for voltage swing is reduced. The
output is capable of 10mA, so any DC current raises the
minimum allowable load impedance.
Input Common-Mode Voltage Range
For the ispPAC80, both maximum input signal range and
corresponding common-mode voltage range are a func-
tion of the input gain setting. The maximum input voltage
times the gain of an individual PACblock cannot exceed
the output range of that block or clipping will occur. The
maximum guaranteed input range is 1V to 4V, with an
extended typical range of 0.7V to 4.3V for a 5V supply
voltage.
The input common-mode voltage is VCM =(VCM+ + VCM-)/2.
When the value of VCM is 2.5V, there are no further input
restrictions other than the previously mentioned clipping
consideration. This is easily achieved when the input
signal is true differential and referenced to 2.5V.
When VCM is not 2.5V and the gain setting is greater than
one, distortion will occur when the maximum input limit is
reached for a particular gain. The lowest VCM for a given
gain setting is expressed by the formula, VCM– = 0.675V
+ 0.584GVIN where G is the gain setting and VIN is the
peak input voltage, expressed as |VIN+ -VIN–| and the
highest VCM is VCM+ =5.0V-VCM– where 5V is the
nominal supply voltage.
In Table 4, the maximum VIN for a given VCM– to VCM+
range is given. If the maximum VIN is known, find the
equivalent or greater value under the appropriate gain
column and the widest range for VCM will be found
horizontally across in the left-most two columns. Only a
VCM range equal to or less than this will give distortion-
free performance. Conversely, if the maximum VCM
range is known, the largest acceptable peak value of VIN
can be found in the corresponding gain column. All
values of VIN less than this will give full rated perfor-
mance.
Table 4. Input Common-Mode Voltage Range
Limitations
*Peak input voltage for guaranteed performance at a given gain setting.
Input Voltage Magnitude (Volts-Peak)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PACE1754-20PGMB | SPECIALTY MICROPROCESSOR CIRCUIT, CPGA68 |
| PAL16R8ANC | Progammable Array Logic Series 24 (PAL Series 24) |
| PAL16R8AVC | Progammable Array Logic Series 24 (PAL Series 24) |
| PAL18C1AN | Progammable Array Logic Series 24 (PAL Series 24) |
| PAL18C1ANC | Progammable Array Logic Series 24 (PAL Series 24) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PAC80/81-EV | 功能描述:可編程邏輯 IC 開發(fā)工具 ispPAC80 & ispPAC81 Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓: |
| P-AC-832-2 | 制造商:PSM International 功能描述: |
| P-AC84RZSZ0U | 制造商:Panasonic Industrial Devices 功能描述:AGITATOR SUB:AC84RBZDZ000 |
| P-AC88RYUZV06 | 制造商:Panasonic Industrial Devices 功能描述:BRUSH |
| PAC91 | 功能描述:測(cè)試引線 PRINT ADAPTER CABL RoHS:否 制造商:Pomona Electronics 設(shè)備類型:Patch Cords 連接器類型:Banana plug (stackable) on both ends 長(zhǎng)度:60 in 顏色:Black |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。