參數(shù)資料
型號(hào)： OX16CF950
廠商： Electronic Theatre Controls, Inc.
英文描述： LOW COST ASYNCHRONOUS 16 BIT CARD
中文描述： 低成本異步16位卡
文件頁(yè)數(shù)： 30/60頁(yè)
文件大?。?/td> 753K
代理商： OX16CF950
6.5
Page 30
OXCF950 DATA SHEET V1.1
OXFORD SEMICONDUCTOR LTD.
Line Control & Status
6.5.1
On the falling edge of a start bit, the receiver will wait for
1/2 bit and re-synchronise the receiver’s sampling clock
onto the centre of the start bit. The start bit is valid if the
SIN line is still low at this mid-bit sample and the receiver
will proceed to read in a data character. Verifying the start
bit prevents the receiver from assembling a false data
character due to a low going noise spike on the SIN input.
Once the first stop bit has been sampled, the received data
is transferred to the RHR and the receiver will then wait for
a low transition on SIN signifying the next start bit.
The receiver will continue receiving data even if the RHR is
full or the receiver has been disabled (see section 6.11.3)
in order to maintain framing synchronisation. The only
difference is that the received data does not get transferred
to the RHR.
6.5.2
Line Control Register ‘LCR’
The LCR specifies the data format that is common to both
transmitter and receiver. Writing 0xBF to LCR enables
access to the EFR, XON1, XOFF1, XON2 and XOFF2,
DLL and DLM registers. This value (0xBF) corresponds to
an unused data format. Writing the value 0xBF to LCR will
set LCR[7] but leaves LCR[6:0] unchanged. Therefore, the
data format of the transmitter and receiver data is not
affected. Write the desired LCR value to exit from this
selection.
LCR[1:0]: Data length
LCR[1:0] Determines the data length of serial characters.
Note however, that these values are ignored in 9-bit data
framing mode, i.e. when NMR[0] is set.
LCR[1:0]
00
01
10
11
False Start Bit Detection
Data length
5 bits
6 bits
7 bits
8 bits
Table 28: LCR Data Length Configuration
LCR[2]: Number of stop bits
LCR[2] defines the number of stop bits per serial character.
LCR[2]
Data length
No. stop
bits
1
1.5
2
0
1
1
5,6,7,8
5
6,7,8
Table 29: LCR Stop Bit Number Configuration
LCR[5:3]: Parity type
The selected parity type will be generated during
transmission and checked by the receiver, which may
produce a parity error as a result. In 9-bit mode parity is
disabled and LCR[5:3] is ignored.
LCR[5:3]
xx0
001
011
101
Parity bit forced to 1
111
Parity bit forced to 0
Parity type
No parity bit
Odd parity bit
Even parity bit
Table 30: LCR Parity Configuration
LCR[6]: Transmission break
logic 0
Break transmission disabled.
logic 1
Forces the transmitter data output SOUT low
to alert the communication terminal, or send
zeros in IrDA mode.
It is the responsibility of the software driver to ensure that
the break duration is longer than the character period for it
to be recognised remotely as a break rather than data.
LCR[7]: Divisor latch enable
logic 0
Access to DLL and DLM registers disabled.
logic 1
Access to DLL and DLM registers enabled.
6.5.3
Line Status Register ‘LSR’
This register provides the status of data transfer to CPU.
LSR[0]: RHR data available
logic 0
RHR is empty: no data available
logic 1
RHR is not empty: data is available to be read.
LSR[1]: RHR overrun error
logic 0
No overrun error.
logic 1
Data was received when the RHR was full. An
overrun error has occurred. The error is
flagged when the data would normally have
been transferred to the RHR.
LSR[2]: Received data parity error
logic 0
No parity error in normal mode or 9
th
bit of
received data is ‘0’ in 9-bit mode.
logic 1
Data has been received that did not have
correct parity in normal mode or 9
th
bit of
received data is ‘1 ’ in 9-bit mode.
The flag will be set when the data item in error is at the top
of the RHR and cleared following a read of the LSR. In 9-
相關(guān)PDF資料
PDF描述
OX2000A OCXO
OX2020A OCXO
OX2420A OCXO
OX4020A OCXO
OX4420A OCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OX16PCI952 制造商:OXFORD 制造商全稱(chēng):OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
OX16PCI952_05 制造商:OXFORD 制造商全稱(chēng):OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
OX16PCI952-TQAG 制造商:PLX Technology 功能描述: 制造商:Oxford Semiconductor 功能描述:IC PCI BRIDGE DUAL PORT UART SMD
OX16PCI952-TQC60-A 制造商:OXFORD 制造商全稱(chēng):OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
OX16PCI952-TQFP-A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*