- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384801 > OX16C954-PCC60-B (Electronic Theatre Controls, Inc.) High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface PDF資料下載
參數(shù)資料
| 型號： | OX16C954-PCC60-B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| 中文描述： | UART的高性能四路128字節(jié)的FIFO英特爾/摩托羅拉總線接口 |
| 文件頁數(shù)： | 41/54頁 |
| 文件大?。?/td> | 529K |
| 代理商： | OX16C954-PCC60-B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Data Sheet Revision 1.0
Page 41
OX16C954 rev B
OXFORD SEMICONDUCTOR LTD.
NMR[0]: 9-bit mode enable
logic 0
9-bit mode is disabled.
logic 1
9-bit mode is enabled.
NMR[1]: Enable interrupt when 9
th
bit is set
logic 0
Receiver interrupt for detection of an ‘address’
character (i.e. 9
th
bit set) is disabled.
logic 1
Receiver interrupt for detection of an ‘address’
character (i.e. 9
th
bit set) is enabled and a level
1 interrupt is asserted.
Special Character Detection
While the UART is in both 9-bit mode and Enhanced mode,
setting IER[5] will enable detection of up to four ‘address’
characters. The least significant eight bits of these four
programmable characters are stored in special characters
1 to 4 (XON1, XON2, XOFF1 and XOFF2 in 650 mode)
registers and the 9
th
bit of these characters are
programmed in NMR[5] to NMR[2] respectively.
NMR[2]: Bit 9 of Special Character 1
NMR[3]: Bit 9 of Special Character 2
NMR[4]: Bit 9 of Special Character 3
NMR[5]: Bit 9 of Special Character 4
NMR[7:6]: Reserved
Bits 6 and 7 of NMR are always cleared and reserved for
future use.
15.10 Modem Disable Mask ‘MDM
The MDMregister is located at offset 0x0E of the ICR
This register is cleared after a hardware reset to maintain
compatibility with 16C550. It allows the user to mask
interrupts, sleep operation due to individual modemlines or
the serial input line.
MDM[0]: Disable delta CTS
logic 0
Delta CTS is enabled. It can generate a level 4
interrupt when enabled by IER[3]. Delta CTS
can wake up the UART when it is asleep under
auto-sleep operation.
logic 1
Delta CTS is disabled. It can not generate an
interrupt or wake up the UART.
MDM[1]: Disable delta DSR
logic 0
Delta DSR is enabled. It can generate a level 4
interrupt when enabled by IER[3]. Delta DSR
can wake up the UART when it is asleep under
auto-sleep operation.
logic 1
Delta DSR is disabled. It can not generate an
interrupt or wake up the UART.
MDM[2]: Disable Trailing edge RI
logic 0
Trailing edge RI is enabled. It can generate a
level 4 interrupt when enabled by IER[3].
Trailing edge RI can wake up the UART when it
is asleep under auto-sleep operation.
logic 1
Trailing edge RI is disabled. It can not
generate an interrupt or wake up the UART.
MDM[3]: Disable delta DCD
logic 0
Delta DCD is enabled. It can generate a level 4
interrupt when enabled by IER[3]. Delta DCD
can wake up the UART when it is asleep under
auto-sleep operation.
logic 1
Delta DCD is disabled. It can not generate an
interrupt or wake up the UART.
MDM[7:4]: Reserved
These bits must be set to ‘0000’
15.11 Readable FCR ‘RFC’
The RFC register is located at offset 0x0F of the ICR
This read-only register returns the current state of the FCR
register (Note that FCR is write-only). This register is
included for diagnostic purposes.
15.12 Good-data status register ‘GDS’
The GDS register is located at offset 0x10 of the ICR
Good data status is set when the following conditions are
true:
ISR reads level0 (no interrupt), level 2 or 2a
(receiver data) or level 3 (THR empty) interrupt.
LSR[7] is clear i.e. no parity error, framng error
or break in the fifo.
LSR[1] is clear i.e. no overrun error has occurred.
GDS[0]: Good Data Status
GDS[7:1]: Reserved
相關PDF資料 |
PDF描述 |
|---|---|
| OX16C954-TQC60-B | High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16CF950 | LOW COST ASYNCHRONOUS 16 BIT CARD |
| OX2000A | OCXO |
| OX2020A | OCXO |
| OX2420A | OCXO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| OX16C954-PLBG | 制造商:Oxford Semiconductor 功能描述:IC UART 4CH SMD PLCC68 954 |
| OX16C954-TQBG | 功能描述:外圍驅動器與原件 - PCI High performance quad UART RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| OX16C954-TQC60-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Performance Quad UART with 128-byte FIFOs Intel / Motorola Bus Interface |
| OX16C95X | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:HIGH-PERFORMANCE UART FAMILY REFERENCE DRIVERS |
| OX16CB950 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Intelligent UART with 3.3v PCI/Cardbus Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。