參數(shù)資料
型號： ORLI10G-1BM680
元件分類： FPGA
英文描述： FPGA, 1296 CLBS, 380000 GATES, PBGA680
封裝： PLASTIC, MULTILAYER, BGA-680
文件頁數(shù)： 31/74頁
文件大?。?/td> 1411K
代理商： ORLI10G-1BM680
Agere Systems Inc.
37
Preliminary Data Sheet
March 2001
10 Gbits/s Transmit and Receive Line Interface
ORCA ORLI10G FPSC
Embedded Core LVDS I/O (continued)
LVDS Receiver Buffer Requirements
Table 9. Receiver ac Data*
*VDD = 3.1 V—3.5 V, 0 °C —125 °C, slow-fast process.
Table 10. Receiver Power Consumption*
*VDD = 3.1 V—3.5 V, 0 °C —125 °C, slow-fast process.
Table 11. Receiver dc Data*
*VDD = 3.1 V—3.5 V, 0 °C —125 °C, slow-fast process.
External reference, REF10 = 1.0 V ± 3%, REF14 = 1.4 V ± 3%.
Table 12. LVDS Operating Parameters
Note: Under worst-case operating condition, the LVDS driver will withstand a disabled or unpowered receiver for an unlimited period of time
without being damaged. Similarly, when outputs are short-circuited to each other or to ground, the LVDS will not suffer permanent dam-
age. The LVDS driver supports hot-insertion. Under a well-controlled environment, the LVDS I/O can drive backplane as well as cable.
Parameter
Symbol
Test Conditions
Min
Max
Unit
Pulse-width Distortion
tpwd
VIDTH = 100 mV, 311 MHz
—
160
ps
Propagation Delay Time
tPLH
tPHL
CL = 0.5 pF
0.60
1.42
1.47
ns
With Common-mode Variation (0 V to 2.4 V)
tPD
CL = 0.5 pF
—
50
ps
Output Rise Time, 20% to 80%
tR
CL = 0.5 pF
150
350
ps
Output Fall Time, 80% to 20%
tF
CL = 0.5 pF
150
350
ps
Parameter
Symbol
Test Conditions
Min
Max
Unit
Receiver dc Power
PRdc
dc
—
20.4
mW
Receiver ac Power
PRac
ac
CL = 1.5 pF
—
4.5
W/
MHz
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
Input Voltage Range, VIA or VIB
VI
VGPD < 925 mV
dc – 1 MHz
0.0
1.2
2.4
V
Input Differential Threshold
VIDTH
VGPD < 925 mV
400 MHz
–100
—
100
mV
Input Differential Hysteresis
VHYST
(+VIDTHH) – (–VIDTHL)
——
—
mV
Receiver Differential Input Impedance
RIN
With build-in termination,
center-tapped
80
100
120
Parameter
Test Conditions
Min
Normal
Max
Unit
Transmit Termination Resistor
—
80
100
120
Receiver Termination Resistor
—
80
100
120
Temperature Range
—–40
—
125
°C
Power Supply VDD33
—
3.1
—
3.5
V
Power Supply VDD15
—
1.4
—
1.6
V
Power Supply VSS
——
0
—
V
相關PDF資料
PDF描述
ORLI10G-1BM416I FPGA, 1296 CLBS, 380000 GATES, PBGA416
ORLI10G-1BMN416I FPGA, 1296 CLBS, 380000 GATES, PBGA416
ORLI10G-1BM416 FPGA, 1296 CLBS, 380000 GATES, PBGA416
ORLI10G-1BM680 FPGA, 1296 CLBS, 380000 GATES, PBGA680
ORLI10G-2BM416 FPGA, 1296 CLBS, 380000 GATES, PBGA416
相關代理商/技術參數(shù)
參數(shù)描述
ORLI10G-1BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 316 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORLI10G-1BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 316 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORLI10G-1BMN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 316 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORLI10G-1BMN680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 316 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORLI10G-2BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 316 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*