- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄45 > NCP1605DR2G (ON Semiconductor)IC PFC CONTROLLER CCM/DCM 16SOIC Datasheet資料下載
參數(shù)資料
| 型號： | NCP1605DR2G |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 25/32頁 |
| 文件大?。?/td> | 745K |
| 描述： | IC PFC CONTROLLER CCM/DCM 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Soft-Skip™ |
| 模式： | 臨界傳導(dǎo)（CRM），間歇導(dǎo)電（DCM） |
| 頻率 - 開關(guān)： | 250kHz |
| 電流 - 啟動： | 12mA |
| 電源電壓： | 10 V ~ 20 V |
| 工作溫度： | 0°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | NCP1605DR2GOSDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
NCP1605, NCP1605A, NCP1605B
http://onsemi.com
25
Figure 64. Standby Management
300 mV
95.5% of the Regulation Level
Drive
V
OUT
L
SKIP
V
OUT
V
Pin1
V
CONTROL
Remark:
" Skip cycle is not allowed during the PFC startup phase
to avoid that it interferes with the softstart. That is why,
skip cycle is enabled only when pfcOK is high.
" Each working phase of the burst mode starts smoothly as
Pin 3 is grounded at the beginning of it. This softstart
capability is effective to avoid the audible noise that
could possibly result from such a burst operation.
" The circuit leaves the standby mode when the output
voltage goes below 95.5% of its regulation level and
V
Pin1
is above 330 mV (300 mV + 30 mV hysteresis).
Oscillator / Synchronization Section
The oscillator generates the clock signal to set the PWM
latch and turn the MOSFET on. The oscillator frequency is
set by the capacitor that is applied to Pin 8. Typically,
820 pF force about 60 kHz. The maximum allowable
oscillator frequency is 250 kHz. The clock frequency can
also be driven by an external synchronization signal.
This block contains two main parts (refer to Figure 66):
" The arrangement that consists of charging/discharging
current sources, a switch and a comparator. When used
in oscillator mode, a capacitor is connected between
Pin 8 and ground. A current source (100 mA) charges the
Pin 8 capacitor until its voltage exceeds VoscH. At that
moment, the comparator ( COMP_OSC ) turns high and
activates the discharge current source (200 mA). As a
consequence, Pin 8 actually sinks 100 mA that discharge
the oscillator capacitor to VoscL. At that moment, the
comparator turns low and initiates a new charge phase. If
the circuit is to be externally triggered, the
synchronization signal must cross VoscL and VoscH to
properly turn on and off the COMP_OSC comparator.
Also the synchronization signal must be low impedance
enough not to be distorted by the Pin 8 source and sink
currents.
" The storing circuitry that contains a latch and some
gates. The raising edge of the COMP_OSC output sets
the CLOCK Generation latch to turn high the CLK
signal. If the timing capacitor of Pin 7 is properly
discharged (V
Pin4
<50 mV leading to C
T
OK high), the
PWM block is ready for a new cycle and CLK can
force the signal V
SET
in high state. As a consequence,
the PWM latch sets. In addition, V
SET
resets the
CLOCK Generation latch to make it ready for the next
oscillator cycle. The two inverters of Figure 66, simply
generate some delay to ensure that V
SET
keeps high
long enough to set the PWM latch and reset the
CLOCK Generation latch (longer delay than that
produced by the two gates, may actually be necessary).
The oscillator / Synchronization block is designed to set the
switching frequency.
However, the coil current can possibly be non zero at the
end of a clock period and the circuit would enter Continuous
Conduction Mode (CCM) if the MOSFET turned on in that
moment. In order to prevent CCM, the storing circuitry of
the oscillator / synchronization block, memorizes the
COMP_OSC rising edge (thanks to the CLOCK
Generation latch) and delays the next MOSFET conduction
time until the coil current has totally vanished (that is until the
signal DT is high DT is generated by the current sense
block so that it is high during the deadtime and low
otherwise). In other words, CRM operation is obtained (refer
to Figure 65).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCP1606BDR2G | IC POWER FACTOR CONTROLLER 8SOIC |
| NCP1607BDR2G | IC PFC CONTROLLER CRM 8SOIC |
| NCP1611BDR2G | IC PFC CTLR HE ENHANCED 8-SOIC |
| NCP1651DR2G | IC PFC CONTROLLER CCM/DCM 16SOIC |
| NCP1654BD133R2G | IC PFC CCM 133KHZ 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NCP1605FORWGEVB | 功能描述:電源管理IC開發(fā)工具 NCP1605 152 W FORWARD EVB RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| NCP1605LCDTVGEVB | 功能描述:BOARD EVAL NCP1605/1396 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| NCP1606ADR2G | 功能描述:功率因數(shù)校正 IC PWR FCTR CONTROLLER RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| NCP1606APG | 功能描述:功率因數(shù)校正 IC LO CST PWR FCTR CONT RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| NCP1606BDR2G | 功能描述:功率因數(shù)校正 IC PWR FCTR CONTROLLER RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。