- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189002 > NAND512W4A0BZB1E (NUMONYX) 32M X 16 FLASH 3V PROM, 35 ns, PBGA55 PDF資料下載
參數(shù)資料
| 型號： | NAND512W4A0BZB1E |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 32M X 16 FLASH 3V PROM, 35 ns, PBGA55 |
| 封裝： | 8 X 10 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-55 |
| 文件頁數(shù)： | 25/57頁 |
| 文件大?。?/td> | 916K |
| 代理商： | NAND512W4A0BZB1E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
31/57
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
Figure 21. Garbage Collection
Garbage Collection
When a data page needs to be modified, it is faster
to write to the first available page, and the previous
page is marked as invalid. After several updates it
is necessary to remove invalid pages to free some
memory space.
To free this memory space and allow further pro-
gram operations it is recommended to implement
a Garbage Collection algorithm. In a Garbage Col-
lection software the valid pages are copied into a
free area and the block containing the invalid pag-
es is erased (see Figure 21.).
Wear-leveling Algorithm
For write-intensive applications, it is recommend-
ed to implement a Wear-leveling Algorithm to
monitor and spread the number of write cycles per
block.
In memories that do not use a Wear-Leveling Algo-
rithm not all blocks get used at the same rate.
Blocks with long-lived data do not endure as many
write cycles as the blocks with frequently-changed
data.
The Wear-leveling Algorithm ensures that equal
use is made of all the available write cycles for
each block. There are two wear-leveling levels:
■
First Level Wear-leveling, new data is
programmed to the free blocks that have had
the fewest write cycles
■
Second Level Wear-leveling, long-lived data is
copied to another block so that the original
block can be used for more frequently-
changed data.
The Second Level Wear-leveling is triggered when
the difference between the maximum and the min-
imum number of write cycles per block reaches a
specific threshold.
Error Correction Code
An Error Correction Code (ECC) can be imple-
mented in the Nand Flash memories to identify
and correct errors in the data.
For every 2048 bits in the device it is recommend-
ed to implement 22 bits of ECC (16 bits for line par-
ity plus 6 bits for column parity).
An ECC model is available in VHDL or Verilog.
Contact the nearest ST Microelectronics sales of-
fice for more details.
Figure 22. Error Detection
Valid
Page
Invalid
Page
Free
Page
(Erased)
Old Area
AI07599B
New Area (After GC)
New ECC generated
during read
XOR previous ECC
with new ECC
All results
= zero?
22 bit data = 0
YES
11 bit data = 1
NO
1 bit data = 1
Correctable
Error
ECC Error
No Error
ai08332
>1 bit
= zero?
YES
NO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NAND512R3A0CV1F | 64M X 8 FLASH 1.8V PROM, 35 ns, PDSO48 |
| NAND512R3A0AN6E | 64M X 8 FLASH 1.8V PROM, 35 ns, PDSO48 |
| NAND512R3A0AZA6E | 64M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND512R3A2AN6T | 64M X 8 FLASH 1.8V PROM, 35 ns, PDSO48 |
| NAND512R3A2CN1F | 64M X 8 FLASH 1.8V PROM, 35 ns, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NAND64GAH0HZA5F | 制造商:Micron Technology Inc 功能描述:NAND EMMC - Tape and Reel |
| NAND64GW3FGAZN6F | 制造商:Micron Technology Inc 功能描述:FULL CUSTOM MCP - Tape and Reel |
| NAND98R3M0CZBB5E | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
| NAND98R3M0CZBB5F | 制造商:Micron Technology Inc 功能描述:WIRELESS - Tape and Reel |
| NAND98R3M0DZBB5E | 制造商:Micron Technology Inc 功能描述:NUMNAND98R3M0DZBB5E 512+256MB NAND MCP 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。