參數(shù)資料
型號(hào)： MT90863AL1
廠商： Mitel Networks Corporation
英文描述： 3V Rate Conversion Digital Switch
中文描述： 3V的速率轉(zhuǎn)換數(shù)字開(kāi)關(guān)
文件頁(yè)數(shù)： 12/35頁(yè)
文件大?。?/td> 154K
代理商： MT90863AL1
MT90863
Advance Information
12
to establish the desired switching configuration as
explained in the Frame Alignment Timing and
Switching Configurations sections.
The control register is used to control the switching
operations in the MT90863. It selects the internal
memory locations that specify the input and output
channels selected for switching.
Control register data consists of: the memory block
programming bit (MBP): the memory select bits
(MS0-2); and, the stream address bits (STA0-4). The
memory block programming bit allows users to
program the entire connection memory block, (see
Memory Block Programming section). The memory
select bits control the selection of the connection
memory or the data memory. The stream address
bits
define
an
internal
corresponding to serial input or serial output
streams.
memory
subsections
The data in the DMS register consists of the local
and backplane mode selection bits (LMS0-1 and
BMS0-2) to enable various switching modes for local
and backplane interfaces respectively.
The data in the IMS register consists of block
programming bits (LBPD0-3 and BBPD0-2), block
programming enable bit (BPE), output standby bit
(OSB) and start frame evaluation bit (SFE). The
block programming enable bit allows users to
program the entire backplane and local connection
memories,
(see
Memory
section). If the ODE pin is low, the OSB bit enables
(if high) or disables (if low) all ST-BUS output drivers.
If the ODE pin is high, the contents of the OSB bit is
ignored and all ST-BUS output drivers are enabled.
Block
Programming
See Table 5 for the output high impedance control.
Address Buffer Mode
The implementation of the address buffer, data read
and data write registers allows faster memory read/
write operation for the microprocessor port. See
Table 6 and following for bit assignments.
The address buffer mode is controlled by the AB bit
in the control register. The targeted memory for data
read/write is selected by the MS0-2 bits in the control
register.
The data write register (DWR) contains the data to
be transferred to the memory. The data read register
(DRR) contains the data transferred from the
memory.
The address buffer register (ABR) allow users to
specify the read or write address by programming
the stream address bits (SA0-4) and the channel
address bits (CA0-6). Data transfer from/to the
memory is controlled by the read/write select bits
(RS, WS). The complete data access (CDA) bit
indicates the completion of data transfer between the
memory and DWR or DRR register.
Write Operation Using Address Buffer Mode
Enable the address buffer mode by setting the AB bit
from low to high. Program the DWR register with
data to be transferred to memory. Load the ABR
register with proper channel and stream information.
Change the WS bit in the ABR register from low to
high to initiate the data transfer from the DWR
register to the memory. After several master clock
cycles, the CDA bit in the ABR register changes
from low to high to signal the completion of data
transfer and resets the WS bit to low. Repeat the
above
steps
for
subsequent
operations. Disable the address buffer write
operation by setting the AB bit to low.
memory
write
Read Operation Using Address Buffer Mode
Enable the address buffer mode by setting the AB bit
from low to high. Program the ABR register with
proper channel and stream information. Change the
RS bit in the ABR register from low to high to initiate
the data transfer from the memory to the DRR
I
Table 5 -. Output High Impedance Control
ODE pin
OSB bit
in
IMS register
DC bit in
Backplane CM
STio0-31
Output Driver
Status
OE bit in Local CM
STo0-15
Output Driver
Status
Don’t Care
Don’t Care
0
Per Channel
High Impedance
0
Per Channel
High Impedance
0
0
Don’t care
High Impedance
Don’t care
High Impedance
0
1
1
Enable
1
Enable
1
Don’t care
1
Enable
1
Enable
相關(guān)PDF資料
PDF描述
MT90863 3V Rate Conversion Digital Switch(3V 速率轉(zhuǎn)換數(shù)字開(kāi)關(guān))
MT9125 Dual ADPCM Transcoder(雙ADPCM編解碼器)
MT91600 Programmable SLIC(可編程用戶線路接口電路（在轉(zhuǎn)換系統(tǒng)和用戶環(huán)間提供一個(gè)接口）)
MT9162 5 Volt Single Rail Codec(5V 單軌編解碼器)
MT9174 ISO2-CMOS ST-BUS⑩ FAMILY Digital Network Interface Circuit with Receive Sync Marker Bit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90866 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 4 K x 2.4 K Channel Digital Switch with H.110 Interface and 2.4 K x 2.4 K Local Switch
MT90866AG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2.375K X 2.375K/4K X 2.375K/2K X 2K 16.384GBPS 3 - Trays 制造商:Microsemi Corporation 功能描述:FLEXIBLE DIGITAL SWITCH WITH H.110 INTER 制造商:Microsemi 功能描述:SWIT FABRIC 2.375K X 2.375K/4K X 2.375K/2K X 2K 16.384GBPS 3
MT90866AG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2.375K X 2.375K/4K X 2.375K/2K X 2K 16.384GBPS 3 - Trays 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE DIG SWITCH+ H.110 INTER
MT90866AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:WAN Access Switch
MT90868AG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 32KX8K/8KX8K/1K X 1K 1.8V/3.3V 466BGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*