- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT90863 (Mitel Networks Corporation) 3V Rate Conversion Digital Switch(3V 速率轉(zhuǎn)換數(shù)字開關(guān)) PDF資料下載
參數(shù)資料
| 型號： | MT90863 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | 3V Rate Conversion Digital Switch(3V 速率轉(zhuǎn)換數(shù)字開關(guān)) |
| 中文描述： | 3V的速率轉(zhuǎn)換數(shù)字交換機(jī)（3V的速率轉(zhuǎn)換數(shù)字開關(guān)） |
| 文件頁數(shù)： | 12/35頁 |
| 文件大?。?/td> | 168K |
| 代理商： | MT90863 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
MT90863
Advance Information
12
memory or the data memory. The stream address
bits
define
an
internal
corresponding
to
serial
streams.
memory
input
subsections
serial
or
output
The data in the DMS register consists of the local
and backplane mode selection bits (LMS0-1 and
BMS0-2) to enable various switching modes for local
and backplane interfaces respectively.
The data in the IMS register consists of block
programming bits (LBPD0-3 and BBPD0-2), block
programming enable bit (BPE), output standby bit
(OSB) and start frame evaluation bit (SFE). The
block programming enable bit allows users to
program the entire backplane and local connection
memories,
(see
Memory
section). If the ODE pin is low, the OSB bit enables
(if high) or disables (if low) all ST-BUS output drivers.
If the ODE pin is high, the contents of the OSB bit is
ignored and all ST-BUS output drivers are enabled.
Block
Programming
See Table 5 for the output high impedance control.
Address Buffer Mode
The implementation of the address buffer, data read
and data write registers allows faster memory read/
write operation for the microprocessor port. See
Table 6 and following for bit assignments.
The address buffer mode is controlled by the AB bit
in the control register. The targeted memory for data
read/write is selected by the MS0-2 bits in the control
register.
The data write register (DWR) contains the data to
be transferred to the memory. The data read register
(DRR)
contains
the
data
memory.
transferred
from
the
The address buffer register (ABR) allow users to
specify the read or write address by programming
the stream address bits (SA0-4) and the channel
address bits (CA0-6). Data transfer from/to the
memory is controlled by the read/write select bits
(RS, WS). The complete data access (CDA) bit
indicates the completion of data transfer between the
memory and DWR or DRR register.
Write Operation Using Address Buffer Mode
Enable the address buffer mode by setting the AB bit
from low to high. Program the DWR register with
data to be transferred to memory. Load the ABR
register with proper channel and stream information.
Change the WS bit in the ABR register from low to
high to initiate the data transfer from the DWR
register to the memory. After several master clock
cycles, the
CDA bit in the ABR register changes
from low to high to signal the completion of data
transfer and resets the WS bit to low. Repeat the
above
steps
for
subsequent
operations.
Disable
the
operation by setting the AB bit to low.
memory
buffer
write
write
address
Read Operation Using Address Buffer Mode
Enable the address buffer mode by setting the AB bit
from low to high. Program the ABR register with
proper channel and stream information. Change the
RS bit in the ABR register from low to high to initiate
the data transfer from the memory to the DRR
register. After several master clock cycles, the CDA
bit in the ABR register changes from low to high to
signal the completion of data transfer and resets the
RS bit to low. Read the DRR register to obtain the
data transferred from the memory. Repeat the above
steps for subsequent memory read operations.
Disable the address buffer read operation by setting
the AB bit to low.
Backplane Connection Memory Control
The backplane connection memory controls the
switching configuration of the backplane interface.
Locations in the backplane connection memory are
associated with particular STio output streams.
I
Table 5 -. Output High Impedance Control
ODE pin
OSB bit
in
IMS register
DC bit in
Backplane CM
STio0-31
Output Driver
Status
OE bit in Local CM
STo0-15
Output Driver
Status
Don’t Care
Don’t Care
0
Per Channel
High Impedance
0
Per Channel
High Impedance
0
0
Don’t care
High Impedance
Don’t care
High Impedance
0
1
1
Enable
1
Enable
1
Don’t care
1
Enable
1
Enable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9125 | Dual ADPCM Transcoder(雙ADPCM編解碼器) |
| MT91600 | Programmable SLIC(可編程用戶線路接口電路（在轉(zhuǎn)換系統(tǒng)和用戶環(huán)間提供一個接口）) |
| MT9162 | 5 Volt Single Rail Codec(5V 單軌編解碼器) |
| MT9174 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Network Interface Circuit with Receive Sync Marker Bit |
| MT9174AE | ISO2-CMOS ST-BUS⑩ FAMILY Digital Network Interface Circuit with Receive Sync Marker Bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90863AG | 制造商:Microsemi Corporation 功能描述:RATE CONVERSION DIGITAL SWITCH - Trays 制造商:Microsemi Corporation 功能描述:Microsemi MT90863AG Communication Misc 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH RCDX 144PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH RCDX 144PBGA |
| MT90863AG1 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:3V Rate Conversion Digital Switch |
| MT90863AG2 | 制造商:Microsemi Corporation 功能描述:SWITES 144BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH RCDX 144PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH RCDX 144PBGA |
| MT90863AL | 制造商:Microsemi Corporation 功能描述:RATE CONVERSION DIGITAL SWITCH - Trays |
| MT90863AL1 | 制造商:Microsemi Corporation 功能描述:PB FREE RATE CONVERSION DIGITAL SWITCH - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH RCDX 128MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。