- 您現在的位置：買賣IC網 > PDF目錄384760 > MT90826 (Mitel Networks Corporation) Quad Digital Switch(四數字開關) PDF資料下載
參數資料
| 型號： | MT90826 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad Digital Switch(四數字開關) |
| 中文描述： | 四數字交換機（四數字開關） |
| 文件頁數： | 11/30頁 |
| 文件大?。?/td> | 131K |
| 代理商： | MT90826 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
MT90826
11
The correct data memory content will be presented
to the data bus (D0-D15) on the second read cycle.
Memory Mapping
The address bus on the microprocessor interface
selects the internal registers and memories of the
MT90826. If the A13 address input is low, then the
registers are addressed by A12 to A0 according to
Table 3.
If the A13 is high, the remaining address input lines
are used to select location in the data or connection
memory depending upon MS bit in the control
register. For data memory reads, the serial inputs
are selected. For connection memory writes, the
serial outputs are selected. The destination stream
address bits and channel address bits are defined by
A12 to A8 and A7 to A0 respectively. See Table 4 for
the memory address mapping.
The control register controls all the major functions
of the device. It selects the internal memory
locations that specify the input and output channels
selected for switching and should be programmed
immediately after system power-up to establish the
desired switching configuration as explained in the
Switching Configurations sections.
The data in the control register consists of the block
programming (BPD0-2), the DPLL control (CPLL),
the clear BER test (CBER), the start BER test
(SBER), the start frame evaluation (SFE), the block
programming enable (BPE), the memory block
programming bit (MBP), the memory select bits
(MS), the output stand by bit (OSB) and the data rate
selection (DR0-2) bits. See Table 5 for the
description of the control register bits.
Connection Memory Control
The connection memory controls the switching
configuration of the device. Locations of the
connection memory are associated with particular
STo output streams.
The TM0 and TM1 bits of each connection memory
location allows the selection of Variable throughput
delay, Constant throughput delay, Message or Bit
error test mode for all STo channels.
When the variable or constant throughput delay
mode is selected, (TM1=0/1, TM0=0), the contents of
the stream address bit (SAB) and the channel
address bit (CAB) of the connection memory defines
the source information (stream and channel) of the
timeslot that will be switched to the STo streams.
When the message mode is selected, (TM1=0,
TM0=1) , only the lower half byte (8 least significant
bits) of the connection memory is transferred to the
associated STo output channel.
When the bit error test mode is selected, (TM1=1,
TM0=1), the pseudo random pattern will be output on
the associated STo output channel.
See Table 14 for the description of the connection
memory bits.
DTA Data Transfer Acknowledgment Pin
The DTA pin is driven LOW by internal logic, to
indicate to the CPU that a data bus transfer is
complete. When the read or write cycle ends, this pin
changes to the high-impedance state.
Initialization of the MT90826
During power up, the TRST pin should be pulsed low,
or held low continuously, to ensure that the MT90826
is in the normal functional mode. A 5K pull-down
resistor can be connected to the TRST pin so that
the device will not enter the JTAG test mode during
power up.
An external RC network with a time constant of five
times the power supply rise time should be
connected to the RESET pin to ensure that the
device is properly reset after power up.
After power up, the contents of the connection
memory can be in any state. The ODE pin should be
held low after power up to keep all serial outputs in a
high impedance state until the microprocessor has
initialized the switching matrix. This procedure
prevents two serial outputs from driving the same
stream simultaneously.
During the microprocessor initialization routine, the
microprocessor should program the desired active
paths through the switch. Users can also consider
using the memory block programming feature to
quickly initialize the OE, TM0 and TM1 bits in the
connection memory. When this process is complete,
the microprocessor controlling the matrices can
either bring the ODE pin high or enable the OSB bit
in control register to relinquish the high impedance
state control.
相關PDF資料 |
PDF描述 |
|---|---|
| MT90840 | Distributed Hyperchannel Switch(分布式超級通道開關) |
| MT90863AL1 | 3V Rate Conversion Digital Switch |
| MT90863 | 3V Rate Conversion Digital Switch(3V 速率轉換數字開關) |
| MT9125 | Dual ADPCM Transcoder(雙ADPCM編解碼器) |
| MT91600 | Programmable SLIC(可編程用戶線路接口電路（在轉換系統(tǒng)和用戶環(huán)間提供一個接口）) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT90826AG | 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 160BGA - Trays |
| MT90826AG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 160BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 160BGA - Trays |
| MT90826AL | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 160MQFP - Trays |
| MT90826AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 160MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE QUAD DIGITAL SWITCH |
| MT90826AV | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 4K X 4K/2K X 2K/1K X 1K 3.3V 144LBGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH QDX QUAD 144LBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH QDX QUAD 144LBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。