- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076AB (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9076AB |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器 |
| 文件頁數(shù)： | 53/160頁 |
| 文件大?。?/td> | 416K |
| 代理商： | MT9076AB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁
Preliminary Information
MT9076
49
13.0 Performance Monitoring
13.1
Error Counters
In T1 mode, MT9076 has eight error counters, which can be used for maintenance testing and ongoing
measurement of the quality of a DS1 link and to assist the designer in meeting specifications such as TR62411
and T1.403. All counters can be preset or cleared by writing to the appropriate locations.
Associated with each counter is a maskable event occurance interrupt and a maskable counter overflow
interrupt. Overflow interrupts are useful when cumulative error counts are being recorded. For example, every
time the framing bit error counter overflow interrupt (FERO) occurs, 256 frame errors have been received since
the last FERO (page 04H, address 1DH)interrupt. All counters are cleared and held low by programming the
counter clear bit -CNTCLR - high (bit 4 of the Reset Control Word, page 1H, address 1AH). An alternative
approach to event reporting is to mask error events and to enable the 1 second sample bit (SAMPLE - bit 3 of
the Reset Control Word). When this bit is set the counters for change of frame alignment, loss of frame
alignment, line code violation errors, crc errors, errored framing bits, and multiframes out of sync are updated
on one second intervals coincident with the maskable one second interrupt timer.
In E1 mode, MT9076 has six error counters, which can be used for maintenance testing, and ongoing
measurement of the quality of a PCM 30 link and to assist the designer in meeting specifications such as ITU-
T I.431 and G.821. All counters can be preset or cleared by writing to the appropriate locations.
Associated with each counter is a maskable event occurance interrupt and a maskable counter overflow
interrupt. Overflow interrupts are useful when cumulative error counts are being recorded. For example, every
time the frame error counter overflow (FERO) interrupt occurs, 256 frame errors have been received since the
last FERO interrupt. All counters are cleared and held low by programming the counter clear bit (master control
page 01H, address 1A, bit 4) high. Counter overflows set bits in the counter overflow latch (page 04H, address
1FH); this latch is cleared when read.
The overflow reporting latch (page 04H, address 1FH) contains a register whose bits are set when individual
counters overflow. These bits stay high until the register is read.
13.2
T1 Counters
13.2.1
This eight bit counter counts errors in the framing pattern. In ESF mode, any error in the 001011 framing
pattern increments the counter. In SLC-96 mode any error in the Ft bit position is counted. In D4 mode Ft errors
are always counted, Fs bits (except for the Sbit in frame 12) may optionally be counted (if control bit FSI is set
high - page 1H, address 10H, bit 2). The counter is located on page 4H, address 13H.
Framing Bit Error Counter (FC7-0)
There are two maskable interrupts associated with the Framing bit error measurement. A single error may
generate an interrupt (enable by setting FERI high - bit 7 of the Interrupt Mask Word One, page 1H, address
1CH). A counter overflow interrupt may be enabled by setting control bit FEOM high - bit 2 of Interrupt Mask
Word Two (page 1H, address 1DH).
13.2.2
This register space is shared by two nibbles. One is the count of out of frame events. The other independent
counter is incremented when, after a resynchronization, the frame alignment has moved. This count is reported
in page 4, address 13H.
Out Of Frame / Change Of Frame Alignment Counter (OOF3-0/COFA3-0)
There are two interrupts associated with the Change of Frame Alignment counter. A single error may generate
an interrupt (enable by setting COFAI high - bit 4 of the Interrupt Mask Word One, page 1H, address 1CH). A
counter overflow interrupt may be enabled by setting control bit COFAO high - bit 4 of Interrupt Mask Word Two
(page 1H, address 1DH).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9076 | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| MT9079 | Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
| MT90812 | Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。