- 您現在的位置：買賣IC網 > PDF目錄384757 > MT58L128L18F (Micron Technology, Inc.) 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) PDF資料下載
參數資料
| 型號： | MT58L128L18F |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
| 中文描述： | 128K的× 18，流量通過SyncBurst的SRAM（處理器，流通式同步脈沖靜態(tài)內存） |
| 文件頁數： | 16/24頁 |
| 文件大小： | 459K |
| 代理商： | MT58L128L18F |
16
2Mb: 128K x 18, 64K x 32/36 Flow-Through SyncBurst SRAM
MT58L128L18F_2.p65 – Rev. 8/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
2Mb: 128K x 18, 64K x 32/36
FLOW-THROUGH SYNCBURST SRAM
NOTE:
1. Test conditions as specified with the output loading shown in Figure 1 for 3.3V I/O (V
DD
Q = +3.3V +0.3V/-0.165V) and
Figure 3 for 2.5V I/O (V
DD
Q = +2.5V +0.4V/-0.125V).
2. Measured as HIGH above V
IH
and LOW below V
IL
.
3. This parameter is measured with the output loading shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
4. This parameter is sampled.
5. Transition is measured ±500mV from steady state voltage.
6. Refer to Technical Note TN-58-09, “ Synchronous SRAM Bus Contention Design Considerations,” for a more thorough
discussion on these parameters.
7. OE# is a “ Don’t Care” when a byte write enable is sampled LOW.
8. A READ cycle is defined by byte write enables all HIGH or ADSP# LOW for the required setup and hold times. A WRITE
cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times.
9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK
when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold
times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at
each rising edge of CLK when either ADSP# or ADSC# is LOW to remain enabled.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 1) (0°C
￡
T
A
￡
+70°C; V
DD
= +3.3V +0.3V/-0.165V)
-6.8
-7.5
-8.5
-10
DESCRIPTION
Clock
Clock cycle time
Clock frequency
Clock HIGH time
Clock LOW time
Output Times
Clock to output valid
Clock to output invalid
Clock to output in Low-Z
Clock to output in High-Z
OE# to output valid
OE# to output in Low-Z
OE# to output in High-Z
Setup Times
Address
Address status (ADSC#, ADSP#)
Address advance (ADV#)
Byte write enables
(BWa#-BWd#, GW#, BWE#)
Data-in
Chip enable (CE#)
Hold Times
Address
Address status (ADSC#, ADSP#)
Address advance (ADV#)
Byte write enables
(BWa#-BWd#, GW#, BWE#)
Data-in
Chip enable (CE#)
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX UNITS NOTES
t
KC
f
KF
t
KH
t
KL
8.0
8.8
10.0
15
ns
125
113
100
66
MHz
ns
ns
1.8
1.8
1.9
1.9
1.9
1.9
4.0
4.0
2
2
t
KQ
t
KQX
t
KQLZ
t
KQHZ
t
OEQ
t
OELZ
t
OEHZ
6.8
7.5
8.5
10.0
ns
ns
ns
ns
ns
ns
ns
1.5
1.5
1.5
1.5
3.0
1.5
3.0
1.5
3
3, 4, 5, 6
3, 4, 5, 6
7
3, 4, 5, 6
3, 4, 5, 6
3.8
3.8
4.2
4.2
5.0
5.0
5.0
5.0
0
0
0
0
3.8
4.2
5.0
5.0
t
AS
t
ADSS
t
AAS
t
WS
1.8
1.8
1.8
1.8
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.5
2.5
2.5
2.5
ns
ns
ns
ns
8, 9
8, 9
8, 9
8, 9
t
DS
t
CES
1.8
1.8
2.0
2.0
2.0
2.0
2.5
2.5
ns
ns
8, 9
8, 9
t
AH
t
ADSH
t
AAH
t
WH
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
ns
ns
ns
ns
8, 9
8, 9
8, 9
8, 9
t
DH
t
CEH
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
ns
ns
8, 9
8, 9
相關PDF資料 |
PDF描述 |
|---|---|
| MT58L128V18F | 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
| MT58L64L32F | 64K x 32,Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
| MT58L64L36F | 64K x 36,Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
| MT58L128L18P | 128K x 18, Pipelined, SCD SyncBurst SRAM(2Mb，流水線式，單循環(huán)取消選擇，同步脈沖靜態(tài)存儲器) |
| MT58L128V18P | 128K x 18, Pipelined, SCD SyncBurst SRAM(2Mb，流水線式，單循環(huán)取消選擇，同步脈沖靜態(tài)存儲器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT58L128L18F10 | 制造商:MICRON 功能描述:* |
| MT58L128L18F-10A | 制造商:Micron Technology Inc 功能描述: |
| MT58L128L18FT-10 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
| MT58L128L18FT-10A | 制造商:MAJOR 功能描述: |
| MT58L128L18FT-6.8 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。