參數(shù)資料
型號: MT55L64L36F1
廠商: Micron Technology, Inc.
英文描述: 64K x 36,3.3V I/O, ZBT SRAM(2Mb,3.3V輸入/輸出,靜態(tài)RAM)
中文描述: 64K的x 36,3.3六/ O的ZBT SRAM的(處理器,3.3V的輸入/輸出,靜態(tài)內存)
文件頁數(shù): 13/23頁
文件大小: 406K
代理商: MT55L64L36F1
13
2Mb: 128K x 18, 64K x 32/36 3.3V I/O, Flow-Through ZBT SRAM
MT55L128L18F1_2.p65
Rev. 8/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
2Mb: 128K x 18, 64K x 32/36
3.3V I/O, FLOW-THROUGH ZBT SRAM
TRUTH TABLE
(Notes 5-10)
OPERATION
ADDRESS CE# CE2# CE2
USED
None
H
None
X
None
X
None
X
External
L
ZZ
ADV/ R/W#
LD#
L
L
L
H
L
BWx
OE# CKE#
CLK
DQ
NOTES
DESELECT CYCLE
DESELECT CYCLE
DESELECT CYCLE
CONTINUE DESELECT CYCLE
READ CYCLE
(Begin Burst)
READ CYCLE
(Continue Burst)
NOP/DUMMY READ
(Begin Burst)
DUMMY READ
(Continue Burst)
WRITE CYCLE
(Begin Burst)
WRITE CYCLE
(Continue Burst)
NOP/WRITE ABORT
(Begin Burst)
WRITE ABORT
(Continue Burst)
IGNORE CLOCK EDGE
(Stall)
SNOOZE MODE
X
H
X
X
L
X
X
L
X
H
L
L
L
L
L
X
X
X
X
H
X
X
X
X
X
X
X
X
X
L
L
L
L
L
L
L
H High-Z
L
H High-Z
L
H High-Z
L
H High-Z
L
H
1
Q
Next
X
X
X
L
H
X
X
L
L
L
H
Q
1, 11
External
L
L
H
L
L
H
X
H
L
L
H High-Z
2
Next
X
X
X
L
H
X
X
H
L
L
H High-Z
1, 2,
11
3
External
L
L
H
L
L
L
L
X
L
L
H
D
Next
X
X
X
L
H
X
L
X
L
L
H
D
1, 3,
11
2, 3
None
L
L
H
L
L
L
H
X
L
L
H High-Z
Next
X
X
X
L
H
X
H
X
L
L
H High-Z
1, 2,
3, 11
4
Current
X
X
X
L
X
X
X
X
H
L
H
None
X
X
X
H
X
X
X
X
X
X
High-Z
NOTE:
1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or
WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle
is executed first.
2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation.
A WRITE ABORT means a WRITE command is given, but no operation is performed.
3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off
the output drivers during a WRITE cycle. OE# may be used when the bus turn-on and turn-off times do not meet an
application
s requirements.
4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it
occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE
CLOCK EDGE cycle.
5. X means
Don
t Care.
H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#,
BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
6. BWa# enables WRITEs to Byte
a
(DQa pins); BWb# enables WRITEs to Byte
b
(DQb pins); BWc# enables WRITEs to
Byte
c
(DQc pins); BWd# enables WRITEs to Byte
d
(DQd pins).
7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
8. Wait states are inserted by setting CKE# HIGH.
9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST cycle.
11. The address counter is incremented for all CONTINUE BURST cycles.
相關PDF資料
PDF描述
MT55L64L36P1 64K x 36, 3.3V I/O, ZBT SRAM( 2Mb,3.3V輸入/輸出,靜態(tài)RAM)
MT58L128L18FT-10 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
MT58L128L18FT-6.8 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
MT58L128L18FT-7.5 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
MT58L128L18FT-8.5 2Mb: 128K x 18, 64K x 32/36 FLOW-THROUGH SYNCBURST SRAM
相關代理商/技術參數(shù)
參數(shù)描述
MT55L64L36F1T-12 制造商:Cypress Semiconductor 功能描述:64KX36 SRAM PLASTIC TQFP 3.3V
MT55L64L36P1T-10 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT55V1MV18FT-10 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT55V1MV18FT-11 制造商:Rochester Electronics LLC 功能描述:- Bulk
MT55V1MV18PT-10 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: