參數(shù)資料
型號(hào)： MT55L512L18P-1
廠商： Micron Technology, Inc.
英文描述： IBM AT-AT NULL MODEM CABL15 FT FF
中文描述： 8MB的ZBT SRAM的
文件頁(yè)數(shù)： 7/30頁(yè)
文件大?。?/td> 497K
代理商： MT55L512L18P-1
7
8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM
MT55L512L18P_2.p65
–
Rev. 6/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
PIPELINED ZBT SRAM
TQFP PIN DESCRIPTIONS (CONTINUED)
x18
88
x32/x36
88
SYMBOL TYPE
R/W#
DESCRIPTION
Input
Read/Write: This input determines the cycle type when
ADV/LD# is LOW and is the only means for determining
READs and WRITEs. READ cycles may not be converted into
WRITEs (and vice versa) other than by loading a new
address. A LOW on this pin permits BYTE WRITE operations
and must meet the setup and hold times around the rising
edge of CLK. Full bus-width WRITEs occur if all byte write
enables are LOW.
Mode: This input selects the burst sequence. A LOW on
this pin selects linear burst. NC or HIGH on this pin selects
interleaved burst. Do not alter input state while device is
operating. LBO# is the JEDEC-standard term for MODE.
SRAM Data I/Os: Byte
“
a
”
is associated with DQa pins;
Byte
“
b
”
is associated with DQb pins; Byte
“
c
”
is
associated with DQc pins; Byte
“
d
”
is associated with
DQd pins. Input data must meet setup and hold times
around the rising edge of CLK.
31
31
MODE
(LBO#)
Input
(a)
58, 59, 62, 63,
68, 69, 72-74
(b)
8, 9, 12, 13,
18, 19, 22-24
(a)
52, 53, 56-59,
62, 63
(b)
68, 69, 72-75,
78, 79
(c)
2, 3, 6-9,
12, 13
(d)
18, 19, 22-25,
28, 29
51
80
1
30
14, 15, 16, 41, 65,
66, 91
4, 11, 20, 27,
54, 61, 70, 77
5, 10, 17, 21,
26, 40, 55, 60,
67, 71, 76, 90
n/a
DQa
Input/
Output
DQb
DQc
DQd
n/a
NF/
DQPa
NF/
DQPb
NF/
DQPc
NF/
DQPd
V
DD
NF/
I/O
No Function/Data Bits: On the x32 version, these pins are
No Function (NF) and can be left floating or connected to
GND to minimize thermal impedance. On the x36 version,
these bits are DQPs.
Power Supply:
See DC Electrical Characteristics and
Operating Conditions for range.
Isolated Output Buffer Supply:
See DC Electrical
Characteristics and Operating Conditions for range.
Ground:
GND.
14, 15, 16, 41, 65,
66, 91
4, 11, 20, 27,
54, 61, 70, 77
5, 10, 17, 21,
26, 40, 55, 60,
67, 71, 76, 90
1-3, 6, 7, 25,
28-30, 51-53, 56,
57, 75, 78, 79,
95, 96
38, 39, 42, 43
Supply
V
DD
Q
Supply
V
SS
Supply
NC
–
No Connect: These pins can be left floating or connected
to GND to minimize thermal impedance.
38, 39, 42, 43
DNU
–
Do Not Use: These signals may either be unconnected or
wired to GND to minimize thermal impedance.
No Function: This pin is internally connected to the die and
will have the capacitance of an input pin. It is allowable to
leave this pin unconnected or driven by signals. Pin 84 is
reserved as an address pin for the 18Mb ZBT SRAM.
84
84
NF
–
相關(guān)PDF資料
PDF描述
MT58L128L18D 128K x 18,3.3V I/O, Pipelined, Double-Cycle Deselect，SyncBurst SRAM(2Mb，3.3V輸入/輸出，流水線式，雙循環(huán)取消選擇，同步脈沖靜態(tài)RAM)
MT58L64L32D 64K x 32，3.3V I/O, Pipelined, Double-Cycle Deselect，SyncBurst SRAM(2Mb，3.3V輸入/輸出，流水線式，雙循環(huán)取消選擇，同步脈沖靜態(tài)RAM)
MT58L128L18F 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM)
MT58L128V18F 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM)
MT58L64L32F 64K x 32,Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT55L512L18PF-7.5 制造商:Cypress Semiconductor 功能描述:8MB 512KX18 SRAM PLASTIC FBGA
MT55L512V18P 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb ZBT SRAM
MT55L512Y32PF-10 制造商:Micron Technology Inc 功能描述:
MT55L512Y32PT-10 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT55L512Y32PT-6 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*