參數(shù)資料
型號(hào): MT48LC16M16A2
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁(yè)數(shù): 48/62頁(yè)
文件大小: 1517K
代理商: MT48LC16M16A2
48
256Mb: x4, x8, x16 SDRAM
256MSDRAM_E.p65
Rev. E; Pub. 3/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
256Mb: x4, x8, x16
SDRAM
NOTE:
1. For this example, the burst length = 1, and the CAS latency = 2.
2. x16: A9, A11, and A12 =
Don
t Care
x8: A11 and A12 =
Don
t Care
x4: A12 =
Don
t Care
3. READ command not allowed else
t
RAS would be violated
*CAS latency indicated in parentheses.
-7E
-75
SYMBOL*
t
CMH
t
CMS
t
HZ (3)
t
HZ (2)
t
LZ
t
OH
t
RAS
t
RC
t
RCD
t
RP
MIN
0.8
1.5
MAX
MIN
0.8
1.5
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5.4
5.4
5.4
6
1
3
37
60
15
15
1
3
44
66
20
20
120,000
120,000
TIMING PARAMETERS
-7E
-75
SYMBOL*
t
AC (3)
t
AC (2)
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CKH
t
CKS
MIN
MAX
5.4
5.4
MIN
MAX
5.4
6
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
0.8
1.5
2.5
2.5
7
7.5
0.8
1.5
0.8
1.5
2.5
2.5
7.5
10
0.8
1.5
SINGLE READ – WITH AUTO PRECHARGE
1
ENABLE AUTO PRECHARGE
tCH
tCL
tCK
tRP
tRAS
tRC
tRCD
CAS Latency
DQM /
DQML, DQMU
CKE
CLK
A0-A9, A11
DQ
BA0, BA1
A10
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
ROW
BANK
BANK
ROW
ROW
BANK
DON
T CARE
UNDEFINED
tHZ
tOH
D
OUT
m
tAC
COMMAND
tCMH
tCMS
NOP3
READ
ACTIVE
NOP
NOP3
ACTIVE
NOP
tCKH
tCKS
COLUMN
m
2
T0
T1
T2
T4
T3
T5
T6
T7
T8
NOP
NOP
相關(guān)PDF資料
PDF描述
MT48LC64M4A2 SYNCHRONOUS DRAM
MT48LC4M32B2 SYNCHRONOUS DRAM
MT48LC4M32LFFC SYNCHRONOUS DRAM
MT48LC64M8A2 SYNCHRONOUS DRAM
MT48LC32M16A2 SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述