- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385639 > MT46V4M16 (Micron Technology, Inc.) 1 Meg x 16 x 4 banks DDR SDRAM(1M x 16 x 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT46V4M16 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 1 Meg x 16 x 4 banks DDR SDRAM(1M x 16 x 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM) |
| 中文描述： | 1梅格× 16 × 4銀行DDR SDRAM內(nèi)存（100萬(wàn)× 16 × 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 60/69頁(yè) |
| 文件大小： | 2369K |
| 代理商： | MT46V4M16 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
60
64Mb: x4, x8, x16 DDR SDRAM
64Mx4x8x16DDR_B.p65
–
Rev. B; Pub. 10/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
64Mb: x4, x8, x16
DDR SDRAM
TIMING PARAMETERS
-7
-75
-8
SYMBOL
t
CH
t
CL
t
CK (2.5)
t
CK (2)
t
IH
MIN
0.45
0.45
7
7.5
1
MAX
0.55
0.55
12
12
MIN
0.45
0.45
7.5
10
1
MAX
0.55
0.55
12
12
MIN
0.45
0.45
8
10
1.1
MAX
0.55
0.55
12
12
UNITS
t
CK
t
CK
ns
ns
ns
INITIALIZE AND LOAD MODE REGISTERS
-7
-75
-8
SYMBOL
t
IS
t
MRD
t
RFC
t
RP
t
VTD
MIN
1
15
67
15
0
MAX
MIN
1
15
75
20
0
MAX
MIN
1.1
16
80
20
0
MAX
UNITS
ns
ns
ns
ns
ns
t
VTD
1
CKE
LVCMOS
LOW LEVEL
DQ
BA0, BA1
200 cycles of CK
3
Load Extended
Mode Register
Load Mode
Register
2
tMRD
tMRD
tRP
tRFC
tRFC
5
t
IS
Power-up: V
DD
and CK stable
T = 200μs
High-Z
t
IH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DM
DQS
High-Z
A0-A9,
A11, A12
RA
A10
RA
ALL BANKS
CK
CK#
t
CH
t
CL
t
CK
V
TT
1
V
REF
V
DD
V
DD
Q
COMMAND
66
6
LMR
NOP
PRE
LMR
AR
(
)
(
)
(
)
(
)
AR
ACT
5
tIS
tIH
BA1 = L
tIS
tIH
t
IS
t
IH
BA1 = L
tIS
tIH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)(
)
(
)(
)
(
)(
)
(
)(
)
CODE
CODE
tIS
tIH
CODE
CODE
PRE
ALL BANKS
tIS
tIH
NOTE:
1. V
TT
is not applied directly to the device; however, tVTD should be greater than or equal to zero to avoid device latch-up.
V
DD
Q
,
V
TT,
and V
REF,
must be equal to or less than V
DD
+ 0.3V. Alternatively, V
TT
may be 1.35V maximum during power up, even if
V
DD
/V
DD
Q are 0 volts, provided a minimum of 42 ohms of series resistance is used between the V
TT
supply and the input pin.
2. Reset the DLL with A8 = H.
3. tMRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be issued.
4. The two AUTO REFRESH commands at Tc0 and Td0 may be applied after the LOAD MODE REGISTER (LMR) command at Ta0.
5. Although not required by the Micron device, JEDEC specifies issuing another LMR command (A8 = L) prior to activating any bank.
6. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row
Address, BA = Bank Address
T0
T1
T2
Ta0
Tb0
Tc0
Td0
Te0
(
)(
)
DON
’
T CARE
BA
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
(
)(
)
(
)(
)
()()
()()
()()
()()
()()
()()
()()
()()
()()
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
()()
tRP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT46V8M8 | 2 Meg x 8 x 4 banks DDR SDRAM(2 M x 8 x 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM) |
| MT46V2M32LG | DOUBLE DATA RATE DDR SDRAM |
| MT46V2M32V1 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4-1 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75 | DOUBLE DATA RATE DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT46V4M32 | 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V4M32LG | 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V64M16 | 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE (DDR) SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。