- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98044 > MSM6262-04GS-BK (OKI ELECTRIC INDUSTRY CO LTD) 48 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | MSM6262-04GS-BK |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 顯示控制器 |
| 英文描述： | 48 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 50/53頁 |
| 文件大?。?/td> | 602K |
| 代理商： | MSM6262-04GS-BK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁
Semiconductor
MSM6262-04
6/53
FEDL6262-04-03
PIN DESCRIPTIONS
Symbol
Type
OSC1
OSC2, OSC3
RESET
68 series/80 series
CS
R/W (WR)
E (RD)
A0, A1
DB0 - DB7
TEST1 - TEST3
VDD, VSS
V1, V4, V5
DO
CP
LOAD
DF
COM1 - COM48
BUSY1 OUT
BUSY2 OUT
I/O
I
I/O
I
O
Clock oscillating pins required for internal operation upon receipt
of the LCD drive signal and CPU instruction.
Reset pin
Selection pin for either 68 series CPU or 80 series CPU
Chip select pin. By setting CS at "L" level, MSM6262-04
is set at selecting condition.
R/W pin of 68 series CPU shall be connected to this pin,
while WR pin shall be connected to this pin in the case of
80 series CPU.
E pin of 68 series CPU shall be connected to this pin,
while RD pin shall be connected to this pin in the case of
80 series CPU.
The address bus of CPU shall be connected to these pins.
Instruction code is set by these pins.
The data bus of CPU shall be connected to these pins. These
pins are used to set the data of the instruction or to read
the data.
Test pins. Normally these pins should be set at VSS or
open.
Voltage supply pins. VDD is also used for the common
bias voltage level to drive the LCD.
Common bias voltage input pins to drive the LCD
Serial data output pin for SEGMENT drivers
Clock pulse output pin. The clock output from this pin
enables the character pattern data, which is output from
DO, to input to the SEGMENT drivers (MSM5839C or MSM5259).
Load signal output pin. The character pattern data to
the SEGMENT drivers, which was output from DO and
CP, is loaded to the LCD output of the SEGMENT
drivers, synchronized with the COMMON signal.
B-type AC signal output pin to drive the LCD
COMMON signal output pins to drive the LCD
This pin shows the internal condition of MSM6262-04.
"H" shows that MSM6262-04 is in internal operation,
while "L" shows that MSM6262-04 is ready to receive
the instruction from the CPU.
This pin shows that MSM6262-04 is in internal operation
based on the instruction from the CPU, or MSM6262-04
is in display revising operation based on the instruction
from the CPU.
"H" shows that MSM6262-04 is in internal operation,
while "L" shows that the display on the LCD has been
established and the MSM6262-04 is ready to receive an
instruction.
Description
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM6262-XXGS-BK | 48 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| MSM63182A-XXX | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC107 |
| MSM63184-XXX | 4-BIT, MROM, MICROCONTROLLER, UUC |
| MSM63184-XXXGS-K | 4-BIT, MROM, MICROCONTROLLER, PQFP128 |
| MSM63184B-XXX | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC123 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM6262-XX | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER WITH 48-DOT COMMON DRIVER |
| MSM6295 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:4-CHANNEL MIXING ADPCM VOICE SYNTEHSIS LSI |
| MSM6295GS-2K | 制造商:ROHM Semiconductor 功能描述: |
| MSM6295GS-K | 制造商:OKI Semiconductor 功能描述:Speech Recording IC |
| MSM62X42 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:REAL TIME CLOCK IC WITH BUILT-IN CRYSTAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。