- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1956 > MSC8144VT800A (Freescale Semiconductor)IC DSP QUAD 800MHZ 783FCBGA PDF資料下載
參數資料
| 型號： | MSC8144VT800A |
| 廠商： | Freescale Semiconductor |
| 文件頁數： | 35/80頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP QUAD 800MHZ 783FCBGA |
| 標準包裝： | 1 |
| 系列： | StarCore |
| 類型： | SC3400 內核 |
| 接口： | 以太網，I²C，SPI，TDM，UART，UTOPIA |
| 時鐘速率： | 800MHz |
| 非易失內存： | 外部 |
| 芯片上RAM： | 10.5MB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.00V |
| 工作溫度： | 0°C ~ 90°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 783-BBGA，F(xiàn)CBGA |
| 供應商設備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 16
Electrical Characteristics
Freescale Semiconductor
40
2.6.4.2
DDR SDRAM Output AC Timing Specifications
Table 23 provides the output AC timing specifications for the DDR SDRAM interface.
Table 23. DDR SDRAM Output AC Timing Specifications
Parameter
Symbol 1
Min
Max
Unit
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)2
tMCK
510
ns
ADDR/CMD output setup with respect to MCK3
400 MHz
333 MHz
266 MHz
200 MHz
tDDKHAS
1.95
2.40
3.15
4.20
—
ns
ADDR/CMD output hold with respect to MCK3
400 MHz
333 MHz
266 MHz
200 MHz
tDDKHAX
1.85
2.40
3.15
4.20
—
ns
MCSn output setup with respect to MCK3
400 MHz
333 MHz
266 MHz
200 MHz
tDDKHCS
1.95
2.40
3.15
4.20
—
ns
MCSn output hold with respect to MCK3
400 MHz
333 MHz
266 MHz
200 MHz
tDDKHCX
1.95
2.40
3.15
4.20
—
ns
MCK to MDQS Skew4
tDDKHMH
–0.6
0.6
ns
MDQ/MECC/MDM output setup with respect to MDQS5
400 MHz
333 MHz
266 MHz
200 MHz
tDDKHDS,
tDDKLDS
700
900
1100
1200
—
ps
MDQ/MECC/MDM output hold with respect to MDQS5
400 MHz
333 MHz
266 MHz
200 MHz
tDDKHDX,
tDDKLDX
700
900
1100
1200
—
ps
MDQS preamble start6
tDDKHMP
–0.5
× tMCK – 0.6
–0.5
× tMCK +0.6
ns
MDQS epilogue end6
tDDKHME
–0.6
0.6
ns
Notes:
1.
The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,
tDDKHAS symbolizes DDR timing (DD) for the time tMCK memory clock reference (K) goes from the high (H) state until outputs
(A) are setup (S) or output valid time. Also, tDDKLDX symbolizes DDR timing (DD) for the time tMCK memory clock reference
(K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2.
All MCK/MCK referenced measurements are made from the crossing of the two signals
±0.1 V.
3.
ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the
ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by
1/2 applied cycle.
4.
Note that tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR timing (DD)
from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be modified through control
of the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the
CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same
adjustment value. See the MSC8144 Reference Manual for a description and understanding of the timing modifications
enabled by use of these bits.
5.
Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC
(MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
6.
All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that tDDKHMP follows the
symbol conventions described in note 1.
7.
At recommended operating conditions with VDDDDR (1.8 V or 2.5 V) ± 5%.
相關PDF資料 |
PDF描述 |
|---|---|
| MSC8154SVT1000B | IC PROCESSOR QUAD DGTL 783FCPBGA |
| MSC8156TVT1000B | IC PROCESSOR QUAD DGTL 783FCPBGA |
| MSC8251TVT1000B | IC DSP SINGLE 1GHZ 783FCPBGA |
| MSC8254TVT1000B | IC DSP QUAD 1GHZ 783FCPBGA |
| MSC8256TVT1000B | IC DSP 6 CORE 1GHZ 783FCPBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MSC8144VT800B | 制造商:Freescale Semiconductor 功能描述:DSP 32-Bit 800MHz 800MIPS 783-Pin FCBGA 制造商:Freescale Semiconductor 功能描述:PACSUN REV2.1 NON-E - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC81450M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS |
| MSC8151 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Single-Core Digital Signal Processor |
| MSC8151SAG1000B | 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 1X 1GHZ SC3850 CORES, MAPLE-B ACCELERATOR, DDR - Bulk 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 1X 1GHZ SC3850 CORES, MAPLE-B ACCELERATOR, DDR - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 1X 1GHZ SC3850 783FCBGA |
| MSC8151SVT1000B | 功能描述:數字信號處理器和控制器 - DSP, DSC Darwin RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。