<tt id="6bym3"><ins id="6bym3"><optgroup id="6bym3"></optgroup></ins></tt>
<tt id="6bym3"><thead id="6bym3"></thead></tt>
<rp id="6bym3"><center id="6bym3"><strong id="6bym3"></strong></center></rp>
  • <tt id="6bym3"></tt>
    <tfoot id="6bym3"><label id="6bym3"></label></tfoot>
    參數(shù)資料
    型號(hào): MSC8113TVT4800V
    廠商: Freescale Semiconductor
    文件頁(yè)數(shù): 8/44頁(yè)
    文件大?。?/td> 0K
    描述: DSP TRI-CORE 431-FCPBGA
    標(biāo)準(zhǔn)包裝: 60
    系列: StarCore
    類型: SC140 內(nèi)核
    接口: 以太網(wǎng),I²C,TDM,UART
    時(shí)鐘速率: 400MHz
    非易失內(nèi)存: 外部
    芯片上RAM: 1.436MB
    電壓 - 輸入/輸出: 3.30V
    電壓 - 核心: 1.10V
    工作溫度: -40°C ~ 105°C
    安裝類型: 表面貼裝
    封裝/外殼: 431-BFBGA,F(xiàn)CBGA
    供應(yīng)商設(shè)備封裝: 431-FCPBGA(20x20)
    包裝: 托盤
    MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 1
    Electrical Characteristics
    Freescale Semiconductor
    16
    The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and inputs. When
    systems such as DSP farms are developed using the DSI, use a device loading of 4 pF per pin. AC timings are based on a 20 pF
    load, except where noted otherwise, and a 50
    Ω transmission line. For loads smaller than 20 pF, subtract 0.06 ns per pF down
    to 10 pF load. For loads larger than 20 pF, add 0.06 ns for SIU/Ethernet/DSI delay and 0.07 ns for GPIO/TDM/timer delay.
    When calculating overall loading, also consider additional RC delay.
    2.5.1
    Output Buffer Impedances
    2.5.2
    Start-Up Timing
    Starting the device requires coordination among several input sequences including clocking, reset, and power. Section 2.5.3
    describes the clocking characteristics. Section 2.5.4 describes the reset and power-up characteristics. You must use the
    following guidelines when starting up an MSC8113 device:
    PORESET
    and TRST must be asserted externally for the duration of the power-up sequence. See Table 11 for timing.
    If possible, bring up the VDD and VDDH levels together. For designs with separate power supplies, bring up the VDD
    levels and then the VDDH levels (see Figure 7).
    CLKIN
    should start toggling at least 16 cycles (starting after VDDH reaches its nominal level) before PORESET
    deassertion to guarantee correct device operation (see Figure 6 and Figure 7).
    CLKIN
    must not be pulled high during VDDH power-up. CLKIN can toggle during this period.
    The following figures show acceptable start-up sequence examples. Figure 6 shows a sequence in which VDD and VDDH are
    raised together. Figure 7 shows a sequence in which VDDH is raised after VDD and CLKIN begins to toggle as VDDH rises.
    Table 6. Output Buffer Impedances
    Output Buffers
    Typical Impedance (
    Ω)
    System bus
    50
    Memory controller
    50
    Parallel I/O
    50
    Note:
    These are typical values at 65°C. The impedance may vary by ±25% depending on device process and operating temperature.
    Figure 6. Start-Up Sequence: VDD and VDDH Raised Together
    Vo
    lt
    a
    g
    e
    Time
    o.5 V
    3.3 V
    1.1 V
    VDDH Nominal Level
    PORESET/TRST Asserted
    VDD Nominal Level
    CLKIN Starts Toggling
    VDD/VDDH Applied
    PORESET/TRST Deasserted
    1
    2.2 V
    VDDH = Nominal Value
    VDD = Nominal Value
    相關(guān)PDF資料
    PDF描述
    MSC8122MP8000 DSP 16BIT 500MHZ MULTI 431FCPBGA
    MSC8144VT800A IC DSP QUAD 800MHZ 783FCBGA
    MSC8154SVT1000B IC PROCESSOR QUAD DGTL 783FCPBGA
    MSC8156TVT1000B IC PROCESSOR QUAD DGTL 783FCPBGA
    MSC8251TVT1000B IC DSP SINGLE 1GHZ 783FCPBGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MSC8113TVT4800V 制造商:Freescale Semiconductor 功能描述:Tri-Core Digital Signal Processor
    MSC8113-V1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Tri-Core Digital Signal
    MSC8120 制造商:FOSSE 功能描述:MAINTENANCE ABSORB SOCK
    MSC8122 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor
    MSC8122_07 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor