- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359663 > MSC7116VF1000 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC7116VF1000 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC |
| 中文描述： | 低成本16位數(shù)字信號(hào)處理器與DDR控制器和10/100 Mbps以太網(wǎng)MAC |
| 文件頁(yè)數(shù)： | 52/56頁(yè) |
| 文件大?。?/td> | 719K |
| 代理商： | MSC7116VF1000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
MSC7116 10/100 Mbps Ethernet MAC Data Sheet, Rev. 11
Ordering Information
Freescale Semiconductor
52
3.6
Connectivity Guidelines
This section summarizes the connections and special conditions, such as pull-up or pull-down resistors, for the MSC7116
device. Following are guidelines for signal groups and configuration settings:
Clock and reset signals
.
—
SWTE
is used to configure the MSC7116 device and is sampled on the deassertion of
PORESET
, so it should be
tied to
V
DDC
or
GND
either directly or through pull-up or pull-down resistors until
PORESET
is deasserted. After
PORESET
, this signal can be left floating.
—
BM[0–1]
configure the MSC7116 device and are sampled until
PORESET
is deasserted, so they should be tied to
V
DDIO
or
GND
either directly or through pull-up or pull-down resistors.
—
HRESET
should be pulled up.
Interrupt signals
. When used,
IRQ
pins must be pulled up.
HDI16 signals
.
— When they are configured for open-drain, the
HREQ/HREQ
or
HTRQ/HTRQ
signals require a pull-up resistor.
However, these pins are also sampled at power-on reset to determine the HDI16 boot mode and may need to be
pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with
the
HRESET
signal as the enable.
— When the device boots through the HDI16, the
HDDS, HDSP
and
H8BIT
pins should be pulled up or down,
depending on the required boot mode settings.
Ethernet MAC/TDM2 signals
. The
MDIO
signal requires an external pull-up resistor.
I
2
C signals
. The
SCL
and
SDA
signals, when programmed for I
2
C, requires an external pull-up resistor.
General-purpose I/O (GPIO) signals
. An unused GPIO pin can be disconnected. After boot, program it as an output
pin.
Other signals.
— The
TEST0
pin must be connected to ground.
— The
TPSEL
pin should be pulled up to enable debug access via the EOnCE port and pulled down for boundary
scan.
— Pins labelled NO CONNECT (NC) must not be connected.
— When a 16-pin double data rate (DDR) interface is used, the 16 unused data pins should be no connects (floating)
if the used lines are terminated.
— Do not connect
DBREQ
to
DONE
(as you would for the MSC8101 device). Connect
DONE
to one of the EVNT
pins, and
DBREQ
to
HRRQ
.
4
Ordering Information
Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.
Part
Supply Voltage
Package Type
Pin
Count
Core
Frequency
(MHz)
Solder Spheres
Order Number
MSC7116
1.2 V core
2.5 V memory
3.3 V I/O
Molded Array Process-Ball Grid
Array (MAP-BGA)
400
266
Lead-free
MSC7116VM1000
Lead-bearing
MSC7116VF1000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S12XEA1284 | Reference Manual Covers MC9S12XE Family |
| MC9S12XEA256 | Reference Manual Covers MC9S12XE Family |
| MC9S12XEG1284 | Reference Manual Covers MC9S12XE Family |
| MC9S12XEG3843 | Reference Manual Covers MC9S12XE Family |
| MC9S12XEP100_07 | Reference Manual Covers MC9S12XE Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC7116VM1000 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 7116 STARLITE - PBF RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MSC7116VM800 | 功能描述:IC DSP PROCESSOR 16BIT 400MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| MSC7118 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller |
| MSC7118VF1200 | 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| MSC7118VM1200 | 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。