- 您現(xiàn)在的位置：買賣IC網 > PDF目錄45387 > MSC1210Y3PAGTG4 (TEXAS INSTRUMENTS INC) 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數資料
| 型號： | MSC1210Y3PAGTG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | GREEN, PLASTIC, TQFP-64 |
| 文件頁數： | 18/94頁 |
| 文件大?。?/td> | 913K |
| 代理商： | MSC1210Y3PAGTG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
MSC1210
SBAS203J MARCH 2002 REVISED JANUARY 2008
www.ti.com
25
ADC PGA
The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128.
Using the PGA can actually improve the effective
resolution of the ADC. For instance, with a PGA of 1 on a
±2.5V full-scale range, the ADC can resolve to 1.5V. With
a PGA of 128 on a
±19mV full-scale range, the ADC can
resolve to 75nV, as shown in Table 2.
Table 2. ENOB versus PGA (Bipolar Mode)
PGA
SETTING
FULL-SCALE
RANGE (V)
ENOB(1)
AT 10HZ
RMS MEASUREMENT
RESOLUTION (nV)
1
±2.5V
21.7
1468
2
±1.25
21.5
843
4
±0.625
21.4
452
8
±0.313
21.2
259
16
±0.156
20.8
171
32
±0.0781
20.4
113
64
±0.039
20
74.5
128
±0.019
19
74.5
(1) ENOB = Log2(FSR/RMS Noise) = Log2(224) Log2(σCODES)
= 24 Log2(σCODES)
ADC OFFSET DAC
The analog input to the PGA can be offset (in bipolar mode)
by up to half the full-scale input range of the PGA by using
the ODAC register (SFR E6h). The ODAC (Offset DAC)
register is an 8-bit value; the MSB is the sign and the seven
LSBs provide the magnitude of the offset. Since the ODAC
introduces an analog (instead of digital) offset to the PGA,
using the ODAC does not reduce the range of the ADC.
ADC MODULATOR
The modulator is a single-loop 2nd-order system. The
modulator runs at a clock speed (fMOD) that is derived from
the CLK using the value in the Analog Clock (ACLK)
register (SFR F6h). The data rate is:
Data Rate
+
f
MOD
Decimation Ratio
where f
MOD +
f
CLK
(ACLK
)1) @ 64
+
f
ACLK
64
and Decimation Ratio is set in [ADCON3:ADCON2].
ADC CALIBRATION
The offset and gain errors in the MSC1210, or the
complete system, can be reduced with calibration.
Calibration is controlled through the ADCON1 register
(SFR DDh), bits CAL2:CAL0. Each calibration process
takes seven tDATA (data conversion time) periods to
complete. Therefore, it takes 14 tDATA periods to complete
both an offset and gain calibration.
For system calibration, the appropriate signal must be
applied to the inputs. The system offset command requires
a zero differential input signal. It then computes an offset
value that will nullify offsets in the system. The system gain
command requires a positive full-scale differential input
signal. It then computes a value to nullify gain errors in the
system. Each of these calibrations will take seven tDATA
periods to complete.
Calibration should be performed after power on. It should
also be done after a change in temperature, decimation
ratio, buffer, Power Supply, voltage reference, or PGA.
The Offset DAC wil affect offset calibration; therefore, the
value of the Offset DAC should be zero until prior to
performing a calibration.
At the completion of calibration, the ADC Interrupt bit goes
HIGH which indicates the calibration is finished and valid
data is available.
ADC DIGITAL FILTER
The Digital Filter can use either the Fast Settling, Sinc2, or
Sinc3 filter, as shown in Figure 15. In addition, the Auto
mode changes the Sinc filter after the input channel or
PGA is changed. When switching to a new channel or new
PGA value, it will use the Fast Settling filter for the next two
conversions (the first of which should be discarded). It will
then use the Sinc2 followed by the Sinc3 filter to improve
noise performance.
Discard
Fast
Sinc2
Sinc3
1
2
3
4
FILTER
SETTLING TIME
(Conversion Cycles)(1)
Sinc3
Sinc2
Fast
3
2
1
NOTE: (1) MUX change may add one cycle.
CONVERSION CYCLE
AUTO MODE FILTER SELECTION
FILTER SETTLING TIME
Adjustable Digital Filter
Data Out
Modulator
Fast Settling
Sinc2
Sinc3
Figure 15. Filter Step Responses
相關PDF資料 |
PDF描述 |
|---|---|
| MSC1211Y5PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1214Y5PAGR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1213Y2PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1213Y3PAGT | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1211Y2PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MSC1210Y4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Precision Analog-to-Digital Converter (ADC) with 8051 Microcontroller and Flash Memory |
| MSC1210Y4PAGR | 功能描述:模數轉換器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1210Y4PAGRG4 | 功能描述:模數轉換器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1210Y4PAGT | 功能描述:模數轉換器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1210Y4PAGTG4 | 功能描述:模數轉換器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。