參數(shù)資料
型號: MPM22CUC450B
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 450 MHz, MICROPROCESSOR, XMA
封裝: MMC-2
文件頁數(shù): 9/64頁
文件大?。?/td> 778K
代理商: MPM22CUC450B
Pentium
III Processor Mobile Module MMC-2
245304-004
Datasheet
11
3.1.5
Processor and PIIX4E/M Sideband Signals
Table 5 provides descriptions of the processor and PIIX4E/M sideband signals.
NOTE: See Table 8 for V_CPUPU definition.
Table 5.
Processor and PIIX4E/M Sideband Signal Descriptions
Name
Type
Voltage
Description
FERR#
O D
CMOS
V_CPUPU
Numeric Co-processor Error: This signal functions as an FERR#
signal supporting co-processor errors. This signal is tied to the co-
processor error signal on the processor and is pulled active low by the
processor to the PIIX4E/M.
IGNNE#
I D
CMOS
V_CPUPU
Ignore Error: This open-drain signal is connected to the Ignore Error
pin on the processor and is driven by the PIIX4E/M.
INT#
I D
CMOS
V_CPUPU
Initialization: INIT# is asserted by the PIIX4E/M to the processor for
system initialization. This signal is an open-drain.
INTR
I D
CMOS
V_CPUPU
Processor Interrupt: The PIIX4E/M drives INTR to signal the
processor that an interrupt request is pending and needs to be serviced.
This signal is an open-drain.
NMI
I D
CMOS
V_CPUPU
Non-maskable Interrupt: NMI is used to force a non-maskable
interrupt to the processor. The PIIX4E/M ISA bridge generates an NMI
when either SERR# or IOCHK# is asserted, depending on how the NMI
Status and Control Register is programmed. This signal is an open-
drain.
A20M#
I D
CMOS
V_CPUPU
Address Bit 20 Mask: When enabled, this open-drain signal causes
the processor to emulate the address wraparound at 1 MB, which
occurs on the Intel 8086 processor.
SMI#
I D
CMOS
V_CPUPU
System Management Interrupt: SMI# is an active-low synchronous
output from the PIIX4E/M that is asserted in response to one of many
enabled hardware or software events. The SMI# open-drain signal can
be an asynchronous input to the processor. However, in this chipset
SMI# is synchronous to PCLK.
STPCLK#
I D
CMOS
V_CPUPU
Stop Clock: STPCLK# is an active-low, synchronous open-drain output
from the PIIX4E/M that is asserted in response to one of many
hardware or software events. STPCLK# connects directly to the
processor and is synchronous to PCICLK. When the processor samples
STPCLK# asserted, it responds by entering a low-power state (Quick
Start). The processor will only exit this mode when this signal is
deasserted.
相關PDF資料
PDF描述
MPQ2222 0.5 A, 30 V, 4 CHANNEL, NPN, Si, POWER TRANSISTOR, TO-116
MPQ2222A 0.5 A, 40 V, 4 CHANNEL, NPN, Si, POWER TRANSISTOR, TO-116
MPQ2484 50 mA, 40 V, 4 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-116
MPQ2483 50 mA, 40 V, 4 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-116
MPQ2907A 0.6 A, 60 V, 4 CHANNEL, PNP, Si, POWER TRANSISTOR, TO-116
相關代理商/技術參數(shù)
參數(shù)描述
MPM-25S 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-05 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-12 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-15 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-24 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies