參數(shù)資料
型號(hào)： MPE603PRX200LX
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
封裝： 21 X 21 MM, 1.27 MM PITCH, CBGA-255
文件頁(yè)數(shù)： 35/36頁(yè)
文件大小： 411K
代理商： MPE603PRX200LX
PRELIMINAR
Y
8
PID7v-EC603e Hardware Specifications
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
1.4.2 AC Electrical Characteristics
This section provides the AC electrical characteristics for the PID7v-EC603e. These specications are for
166 and 200 MHz processor core frequencies. The processor core frequency is determined by the bus
(SYSCLK) frequency and the settings of the PLL_CFG[0–3] signals. All timings are specied respective to
the rising edge of SYSCLK. PLL_CFG signals should be set prior to power up and not altered afterwards.
1.4.2.1 Clock AC Specications
Table 6 provides the clock AC timing specications as dened in Figure 1. After fabrication, parts are sorted
by maxium processor core frequency as shown in Section 1.4.2.1, “Clock AC Specications” and tested for
conformance to the AC specications for that frequency. Parts are sold by maximum processor core
frequency; see Section 1.9, “Ordering Information.”
Table 6. Clock AC Timing Specifications
Vdd = AVdd = 2.5
± 5% V dc, OVdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ Tj ≤ 105 °C
Num
Characteristic
166 MHz
200 MHz
Unit
Notes
Min
Max
Min
Max
Processor frequency
125
167
125
200
MHz
1
VCO frequency
250
333
250
400
MHz
1
SYSCLK frequency
25
66.67
25
66.67
MHz
1
SYSCLK cycle time
15
40.0
15
40.0
ns
2,3
SYSCLK rise and fall time
—
2.0
—
2.0
ns
2
4
SYSCLK duty cycle measured at 1.4 V
40.0
60.0
40.0
60.0
%
3
SYSCLK jitter
—
±150
—
±150
ps
4
PID7v-EC603e internal PLL-relock time
—
100
—
100
s
3,5
Notes:
1. Caution: The SYSCLK frequency and PLL_CFG[0–3] settings must be chosen such that the resulting
SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their
respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0–3] signal description in
Section 1.8, “System Design Information,” for valid PLL_CFG[0–3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4 V to 2.4 V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. Cycle-to-cycle jitter, and is guaranteed by design. The total input jitter (short term and long term
combined) must be under
±150 ps.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the
maximum time required for PLL lock after a stable Vdd, OVdd, AVdd, and SYSCLK are reached during
the power-on reset sequence. This specication also applies when the PLL has been disabled and
subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a
minimum of 255 bus clocks after the PLL-relock time (100
s) during the power-on reset sequence.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
ARCHIVED
BY
FREESCALE
SEMICONDUCT
OR,
INC.
2006
相關(guān)PDF資料
PDF描述
MPE603PRX166LX 32-BIT, 167 MHz, RISC PROCESSOR, CBGA255
MPE603RRX300LX 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255
MPF6659RLRE 2000 mA, 35 V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET, TO-92
MPF6659RL1 2000 mA, 35 V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET, TO-92
MPF6660RL 2000 mA, 60 V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET, TO-92
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPE603RRX200LC 制造商:Freescale Semiconductor 功能描述:
MPE603RRX266LC 制造商:Motorola Inc 功能描述:
MPE-60S 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies
MPE-60S-05 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies
MPE-60S-12 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*