- 您現在的位置：買賣IC網 > PDF目錄371135 > MPC980 (Motorola, Inc.) Dual 3.3V PLL Clock Generator(雙3.3V PLL時鐘發(fā)生器) PDF資料下載
參數資料
| 型號： | MPC980 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual 3.3V PLL Clock Generator(雙3.3V PLL時鐘發(fā)生器) |
| 中文描述： | 雙3.3V的PLL時鐘發(fā)生器（雙3.3鎖相環(huán)時鐘發(fā)生器） |
| 文件頁數： | 1/7頁 |
| 文件大小： | 133K |
| 代理商： | MPC980 |
SEMICONDUCTOR TECHNICAL DATA
1
REV 2
Motorola, Inc. 1998
1/98
The MPC980 is a 3.3V dual PLL clock generator targeted for high end
Pentium
and PowerPC
603/604 personal computers. The MPC980
synthesizes processor as well as PCI clocks from a 14.31818MHz
external crystal. In addition the device provides two buffered outputs of
the 14.31818MHz crystal as well as a 40MHz SCSI clock, a 24MHz floppy
clock and a 12MHz keyboard clock. One of the buffered 14.31818MHz
outputs can be configured to provide a 16MHz output rather than the
second copy of the 14.31818MHz output.
Provides Processor and System Clocks for Pentium
Designs
Provides Processor and System Clocks for PowerPC
603/604
Designs
Two Fully Integrated Phase–Locked Loops
Cycle–to–Cycle Jitter of
±
150ps
Operates from 3.3V Supply
52–Lead LQFP Packaging
The processor clock outputs of the MPC980 can be programmed to
provide 50, 60 or 66MHz. Under all processor output frequencies the PCI
clock outputs will be equal to one half the processor clock outputs. The
PCI outputs will run synchronously to the processor clock outputs. There
are a total of ten output clocks which can be split into a group of four and a
group of six. Either group can be configured as processor or PCI clocks.
Each of the outputs can drive two series terminated transmission lines
allowing for the driving of up to twelve independent processor loads and
eight PCI clock loads. A pin selectable option is available to delay the PCI
clock outputs relative to the processor clocks. The amount of delay is a
function of the processor clock frequency and varies from 2ns to 6ns.
The output jitter of the the PLL at 66MHz output is
±
150ps peak–to–peak, cycle–to–cycle (the worst case deviation of the clock
period is guaranteed to be less than
±
150ps). The skews between one processor clock and any other processor clock (or one
PCI clock to any other PCI clock) is 350ps. The worst case skew between the processor clocks and the PCI clocks is 500ps.
An output enable pin is provided to tristate all of the outputs for board level test. In addition a testing mode is provided to allow
for the bypass of the PLL’s for board level functional debug.
Pentium is a trademark of Intel Corporation. PowerPC is a trademark of International Business
Machines Corporation.
DUAL 3.3V PLL
CLOCK GENERATOR
FA SUFFIX
52–LEAD LQFP PACKAGE
CASE 848D–03
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9855 | Clock Generator for PowerQUICC and PowerPC Microprocessors |
| MPC992 | Low Voltage PLL Clock Driver(低壓PLL時鐘驅動器) |
| MPC993 | Dynamic Switch PLL Clock Driver(動態(tài)開關PLL時鐘驅動器) |
| MPC9990 | Low Voltage PLL Clock Driver(低壓PLL時鐘驅動器) |
| MPF102 | JFET VHF Amplifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9817 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers |
| MPC9817EN | 功能描述:時鐘發(fā)生器及支持產品 FSL 1-5 PwrQUICC/Pwr PC Clk Gen, RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9817ENR2 | 功能描述:時鐘發(fā)生器及支持產品 FSL 1-5 PwrQUICC/Pwr PC Clk Gen, RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9817SD | 功能描述:時鐘發(fā)生器及支持產品 FSL 1-5 PwrQUICC/Pwr PC Clk Gen, RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9817SDR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Generator Single 20-Pin QSOP T/R 制造商:Integrated Device Technology Inc 功能描述:FSL 1-5 PwrQUICC/Pwr PC Clk Gen, |
發(fā)布緊急采購，3分鐘左右您將得到回復。