- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC9315FA (FREESCALE SEMICONDUCTOR INC) 9315 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MPC9315FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9315 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32 |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 401K |
| 代理商： | MPC9315FA |
Advanced Clock Drivers Devices
Freescale Semiconductor
7
MPC9315
APPLICATIONS INFORMATION
Programming the MPC9315
The PLL of the MPC9315 supports output clock
frequencies from 18.75 to 160 MHz. Different feedback and
output divider configurations can be used to achieve the
desired input to output frequency relationship. The feedback
frequency and divider should be used to situate the VCO in
the frequency range between 75 and 160 MHz for stable and
optimal operation. The FSELA, FSELB, FSELC pins select
the desired output clock frequencies. Possible frequency
ratios of the reference clock input to the outputs are 1:1, 1:2,
illustrate the various output configurations and frequency
ratios supported by the MPC9315. PSELA controls the output
phase of the QA0 and QA1 outputs, allowing the user to
generate inverted clock signals synchronous to non-inverted
clock signals. See also Example Configurations for the
MPC9315 for further reference.
Table 9. Output Frequency Relationship for QA0 connected to FB0(1)
1. Output frequency relationship with respect to input reference frequency CLK.
Inputs
Outputs
FSELA
FSELB
FSELC
QA0, QA1
QB0–QB3
QC0, QC1
0
CLK
÷ 2
0
1
CLK
÷ 4
0
1
0
CLK
÷ 2
CLK
÷ 2
0
1
CLK
÷ 2
CLK
÷ 4
1
0
CLK
2 * CLK
CLK
1
0
1
CLK
2 * CLK
CLK
÷ 2
1
0
CLK
1
CLK
÷ 2
Table 10. Output Frequency Relationship for QB0 connected to FB0(1)
1. Output frequency relationship with respect to input reference frequency CLK.
Inputs
Outputs
FSELA
FSELB
FSELC
QA0, QA1
QB0–QB3
QC0, QC1
0
CLK
÷ 2
0
1
CLK
÷ 4
0
1
0
2 * CLK
CLK
0
1
2 * CLK
CLK
÷ 2
1
0
CLK
÷ 2
CLK
÷ 2
1
0
1
CLK
÷ 2
CLK
÷ 4
1
0
CLK
1
CLK
÷ 2
Table 11. Output Frequency Relationship for QC0 connected to FB0(1)
1. Output frequency relationship with respect to input reference frequency CLK.
Inputs
Outputs
FSELA
FSELB
FSELC
QA0, QA1
QB0–QB3
QC0, QC1
0
2 * CLK
CLK
0
1
4 * CLK
CLK
0
1
0
2 * CLK
CLK
0
1
4 * CLK
2 * CLK
CLK
1
0
CLK
2 * CLK
CLK
1
0
1
2 * CLK
4 * CLK
CLK
1
0
CLK
1
2 * CLK
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9315ACR2 | 9315 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC932FAR2 | MPC900 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC932FA | 932 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC932PFA | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9331FA | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9315FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
| MPC931FA | 制造商:Motorola Inc 功能描述: |
| MPC932 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9330 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3V / 2.5V 1:6 LVCMOS PLL CLOCK GENERATOR |
| MPC9330AC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-6 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。