- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC9315FA (FREESCALE SEMICONDUCTOR INC) 9315 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MPC9315FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9315 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大小： | 401K |
| 代理商： | MPC9315FA |
Advanced Clock Drivers Devices
Freescale Semiconductor
3
MPC9315
Table 1. Pin Configuration
Pin
I/O
Type
Function
CLK0
Input
LVCMOS
Reference clock input
CLK1
Input
LVCMOS
Alternative clock input
FB0
Input
LVCMOS
PLL feedback input
FB1
Input
LVCMOS
Alternative feedback input
REF_SEL
Input
LVCMOS
Selects clock input reference clock input, default low (pull-down)
FB_SEL
Input
LVCMOS
Selects PLL feedback clock input, default low (pull-down)
FSELA
Input
LVCMOS
Selects divider ratio of bank A outputs, default low (pull-down)
FSELB
Input
LVCMOS
Selects divider ratio of bank B outputs, default low (pull-up)
FSELC
Input
LVCMOS
Selects divider ratio of bank C outputs, default low (pull-up)
PSELA
Input
LVCMOS
Selects phase of bank A outputs
QA0, QA1
Output
LVCMOS
Bank A outputs
QB0 to QB3
Output
LVCMOS
Bank B outputs
QC0, QC1
Output
LVCMOS
Bank C outputs
OE
Input
LVCMOS
Output tristate
VCCA
Supply
Analog (PLL) positive supply voltage. Requires external RC filter
VCC
Supply
Digital positive supply voltage
GND
Ground
Digital negative supply voltage (ground)
Table 2. Function Table
Control
Default
0
1
REF_SEL
0
CLK0
CLK1
FB_SEL
0
FB0
FB1
FSELA
0
QAx = VCO clock frequency
QA0, QA1 = VCO clock frequency
÷ 2
FSELB
1
QBx = VCO clock frequency
QB0 - QB3 = VCO clock frequency
÷ 2
FSELC
1
QCx = VCO clock frequency
÷ 2
QC0, QC1 = VCO clock frequency
÷ 4
PSELA
0
0° (QA0, QA1 non-inverted)
180
° (QA0, QA1 inverted)
VCCA
none
VCCA = GND, PLL off and bypassed for static test and diagnosis VCCA = 3.3 or 2.5 V, PLL enabled
MR
0
Normal operation
Reset (VCO clamped to min. range)
OE
0
Outputs enabled
Outputs disabled (tristate), open PLL loop
Table 3. Absolute Maximum Ratings(1)
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated
conditions is not implied.
Symbol
Characteristics
Min
Max
Unit
Condition
VCC
Supply Voltage
-0.3
4.6
V
VIN
DC Input Voltage
-0.3
VCC+0.3
V
VOUT
DC Output Voltage
-0.3
VCC+0.3
V
IIN
DC Input Current
±20
mA
IOUT
DC Output Current
±50
mA
TS
Storage temperature
-55
125
°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9315ACR2 | 9315 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC932FAR2 | MPC900 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC932FA | 932 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC932PFA | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9331FA | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9315FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
| MPC931FA | 制造商:Motorola Inc 功能描述: |
| MPC932 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9330 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3V / 2.5V 1:6 LVCMOS PLL CLOCK GENERATOR |
| MPC9330AC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-6 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。