參數(shù)資料
型號: MPC8379E-RDB
廠商: Freescale Semiconductor
文件頁數(shù): 117/117頁
文件大?。?/td> 0K
描述: BOARD REFERENCE FOR MPC837
標準包裝: 1
系列: PowerQUICC II™ PRO
類型: MPU
適用于相關產(chǎn)品: MPC8379
所含物品:
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
Freescale Semiconductor
99
This table provides the operating frequencies for the TePBGA II package under recommended operating
conditions (see Table 3).
22.1
System PLL Configuration
The system PLL is controlled by the RCWLR[SPMF] parameter. The system PLL VCO frequency
depends on RCWLR[DDRCM] and RCWLR[LBCM]. Table 72 shows the multiplication factor encodings
for the system PLL.
NOTE
If RCWLR[DDRCM] and RCWLR[LBCM] are both cleared, the system
PLL VCO frequency = (CSB frequency)
× (System PLL VCO Divider).
If either RCWLR[DDRCM] or RCWLR[LBCM] are set, the system PLL
VCO frequency = 2
× (CSB frequency) × (System PLL VCO Divider).
The VCO divider needs to be set properly so that the System PLL VCO
frequency is in the range of 400–800 MHz.
Table 71. Operating Frequencies for TePBGA II
Parameter1
Minimum Operating
Frequency (MHz)
Maximum Operating
Frequency (MHz)
e300 core frequency (
core_clk)
333
800
Coherent system bus frequency (
csb_clk)
133
400
DDR2 memory bus frequency (MCK)1
250
400
DDR1 memory bus frequency (MCK) 2
167
333
Local bus frequency (LCLK
n)1
133
Local bus controller frequency (
lbc_clk)
400
PCI input frequency (CLKIN or PCI_CLK)
25
66
eTSEC frequency
133
400
Security encryption controller frequency
200
USB controller frequency
200
eSDHC controller frequency
200
SATA controller frequency
200
Notes:
1. The CLKIN frequency, RCWLR[SPMF], and RCWLR[COREPLL] settings must be chosen such that the resulting
csb_clk,
MCK, LCLK[0:2], and
core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.
The value of SCCR[xCM] must be programmed such that the maximum internal operating frequency of the Security core,
USB modules, SATA, and eSDHC will not exceed their respective value listed in this table.
2. The DDR data rate is 2
× the DDR memory bus frequency.
3. The local bus frequency is , , or 1/8 of the
lbiu_clk frequency (depending on LCRR[CLKDIV]) which is in turn 1× or 2×
the
csb_clk frequency (depending on RCWLR[LBCM]).
相關PDF資料
PDF描述
MPC8379E-MDS-PB BOARD PROCESSOR FOR MDS S
MPC8378E-MDS-PB BOARD PROCESSOR FOR MDS S
MPC5553EVBE BOARD EVAL FOR MPC5553
MPC8323E-MDS-PB BOARD MODULE DEV SYSTEM 8323
MPC5534EVBE BOARD EVAL FOR MPC5534
相關代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8379E-RDBA 功能描述:開發(fā)板和工具包 - 其他處理器 MPC8379E REF DESIGN BD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8379E-RDBA 制造商:Freescale Semiconductor 功能描述:MPC8379E-RDB Reference Platform
MPC8379EVRAFDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8379EVRAFFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8379EVRAFGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications