參數(shù)資料
型號: MPC5200CVR400B
廠商: Freescale Semiconductor
文件頁數(shù): 11/80頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
特色產(chǎn)品: MPC5200 Microcontroller
標(biāo)準(zhǔn)包裝: 40
系列: MPC52xx
核心處理器: e300
芯體尺寸: 32-位
速度: 400MHz
連通性: CAN,EBI/EMI,以太網(wǎng),I²C,IrDA,J1850,SPI,UART/USART,USB
外圍設(shè)備: AC'97,DMA,I²S,POR,PWM,WDT
輸入/輸出數(shù): 56
程序存儲器類型: 外部程序存儲器
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 1.42 V ~ 1.58 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 272-BBGA
包裝: 托盤
Electrical and Thermal Characteristics
MPC5200 Data Sheet, Rev. 4
Freescale Semiconductor
19
Notes:
1) The frequency of IP_CLK depends on register settings in Clock Distribution Module. See the MPC5200 User Manual [1].
2) The interrupt latency descriptions in the table above are related to non competitive, non masked but enabled external
interrupt sources. Take care of interrupt prioritization which may increase the latencies.
Since all external interrupt signals are synchronized into the internal processor bus clock domain, each of
these signals has to exceed a minimum pulse width of more than one IP_CLK cycle.
NOTES:
1) The frequency of the IP_CLK depends on the register settings in Clock Distribution Module. See the MPC5200 User Manual
[1] for further information.
2) If the same interrupt occurs a second time while its interrupt service routine has not cleared the former one, the second
interrupt will not be recognized at all.
Besides synchronization, prioritization, and mapping the latency of an external interrupt to the start of its
associated interrupt service routine also depends on the following conditions: To get a minimum interrupt
service response time, it is recommended to enable the instruction cache and set up the maximum core
clock, XL bus, and IP bus frequencies (depending on board design and programming). In addition, it is
advisable to execute an interrupt handler, which has been implemented in assembly code.
Standard GPIO Interrupts
GPIO_PSC3_4
12
IP_CLK
normal (int)
A4.7
GPIO_PSC3_5
12
IP_CLK
normal (int)
A4.8
GPIO_PSC3_8
12
IP_CLK
normal (int)
A4.9
GPIO_USB_9
12
IP_CLK
normal (int)
A4.10
GPIO_ETHI_4
12
IP_CLK
normal (int)
A4.11
GPIO_ETHI_5
12
IP_CLK
normal (int)
A4.12
GPIO_ETHI_6
12
IP_CLK
normal (int)
A4.13
GPIO_ETHI_7
12
IP_CLK
normal (int)
A4.14
GPIO WakeUp Interrupts
GPIO_PSC1_4
12
IP_CLK
normal (int)
A4.15
GPIO_PSC2_4
12
IP_CLK
normal (int)
A4.16
GPIO_PSC3_9
12
IP_CLK
normal (int)
A4.17
GPIO_ETHI_8
12
IP_CLK
normal (int)
A4.18
GPIO_IRDA_0
12
IP_CLK
normal (int)
A4.19
DGP_IN0
12
IP_CLK
normal (int)
A4.20
DGP_IN1
12
IP_CLK
normal (int)
A4.21
Table 17. Minimum pulse width for external interrupts to be recognized
Name
Min Pulse Width
Max Pulse Width
Reference Clock
SpecID
All external interrupts (IRQs, GPIOs)
> 1 clock cycle
IP_CLK
A4.22
Table 16. External interrupt latencies (continued)
Interrupt Type
Pin Name
Clock Cycles
Reference Clock
Core Interrupt
SpecID
相關(guān)PDF資料
PDF描述
VI-21B-IY CONVERTER MOD DC/DC 95V 50W
MCIMX31CJMN4D MPU MX31 ARM11 473MAPBGA
V48C5M100BL CONVERTER MOD DC/DC 5V 100W
PD0070WH16138BH1 CAP CER 160PF 13KV 20% CHASSIS
PD0070WH12138BH1 CAP CER 120PF 13KV 20% CHASSIS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5200CVR400B 制造商:Freescale Semiconductor 功能描述:IC, 32BIT PROCESSOR
MPC5200CVR400BR2 制造商:Freescale Semiconductor 功能描述:MPU MPC52XX RISC 32BIT 400MHZ 2.5V/3.3V 272BGA - Tape and Reel
MPC5200CVR466B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
MPC5200ID 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC5200 Hardware Specifications
MPC5200VR400 功能描述:微處理器 - MPU NO-PB COMM 5200 400MHZ RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324