- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369923 > MPC107 (Motorola, Inc.) 32-Bit Microprocessor(32位微處理器) PDF資料下載
參數(shù)資料
| 型號： | MPC107 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 32-Bit Microprocessor(32位微處理器) |
| 中文描述： | 32位微處理器（32位微處理器） |
| 文件頁數(shù)： | 24/46頁 |
| 文件大?。?/td> | 585K |
| 代理商： | MPC107 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
24
MPC107 Hardware Specifications (Rev 0.2)
PRELIMINARYSUBJECT TO CHANGE WITHOUT NOTICE
Electrical and Thermal Characteristics
Table 14 provides the I
2
C output AC timing speciTcations for the MPC107.
Notes:
1
2
Units for these speciTcations are in SDRAM_CLK/CPU_CLK units.
The actual values depend on the setting of the Digital Filter Frequency Sampling Rate (DFFSR) bits in
the frequency divider register I2CFDR. Therefore, the noted timings in the above table are all relative to
qualiTed signals. The qualiTed SCL and SDA are delayed signals from what is seen in real time on the
I
C bus. The qualiTed SCL, SDA signals are delayed by the SDRAM_CLK/CPU_CLK clock times DFFS
times 2 plus 1 SDRAM_CLK/CPU_CLK clock. The resulting delay value is added to the value in the table
(where this note is referenced). See Figure 13.
Since SCL and SDA are open-drain type outputs, which the MPC107 can only drive low, the time
required for SCL or SDA to reach a high level depends on external signal capacitance and pull-up resistor
values.
SpeciTed at a nominal 50pF load
D
is the decimal divider number indexed by FDR[5:0] value. Refer to the I
2
C Interface chapters Serial
Bit Clock Frequency Divider Selections table. FDR[x] refers to the Frequency Divider Register I2CFDR bit
x. N is equal to a variable number that would make the result of the divide (Data Hold Time value) equal
to a number less than 16. M is equal to a variable number that would make the result of the divide (Data
Hold Time value) equal to a number less than 9.
3
4
5
Table 14. I
2
C Output AC Timing Specifications
At recommended operating conditions (See Figure 2) with GVdd = 3.3 V ± 5% and LVdd = 3.3 V ± 5%
Num
Characteristic
Min
Max
Unit
Notes
1
Start condition hold time
(FDR[5] == 0) x (D
FDR
/16) / 2N +
(FDR[5] == 1) x (D
FDR
/16) / 2M
CLKs
1,2,5
2
Clock low period
D
FDR
/ 2
CLKs
1,2,5
3
SCL/SDA rise time
(from 0.5 V to 2.4 V)
mS
3
4
Data hold time
8.0 + (16 x 2
FDR[4:2]
) x (5 -
4({FDR[5],FDR[1]} == b10) -
3({FDR[5],FDR[1]} == b11) -
2({FDR[5],FDR[1]} == b00) -
1({FDR[5],FDR[1]} == b01))
CLKs
1,2,5
5
SCL/SDA fall time
(from 2.4 V to 0.5 V)
< 5
ns
4
6
Clock high time
D
FDR
/ 2
CLKs
1,2,5
7
Data setup time
(MPC107 as a master only.)
(D
FDR
/ 2) - (Output data hold time)
CLKs
1,5
8
Start condition setup time
(for repeated start condition only)
D
FDR
+ (Output start condition hold
time)
CLKs
1,2,5
9
Stop condition setup time
4.0
CLKs
1,2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC505 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MPC509 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MPC5200BV400 | MPC5200 Hardware Specifications |
| MPC5200CBV266 | MPC5200 Hardware Specifications |
| MPC5200CBV400 | MPC5200 Hardware Specifications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC-108 | 制造商:Greenlee Textron Inc 功能描述:Unspecified Tools & Accessories ADAPTER,MATING BULKHEAD |
| MPC108100J | 功能描述:厚膜電阻器 - 透孔 MPC10 10R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
| MPC108101J | 制造商:TE Connectivity 功能描述:RESISTOR 10 WATT 100R 5% |
| MPC108102J | 功能描述:厚膜電阻器 - 透孔 MPC10 1K0 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
| MPC108103J | 功能描述:厚膜電阻器 - 透孔 MPC10 10K 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。