- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98023 > MM908E622ACDWB/R2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | MM908E622ACDWB/R2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| 封裝： | 17.90 X 7.50 MM, 0.65 MM PITCH, PLASTIC, SOIC-54 |
| 文件頁(yè)數(shù)： | 41/66頁(yè) |
| 文件大?。?/td> | 1277K |
| 代理商： | MM908E622ACDWB/R2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
Analog Integrated Circuit Device Data
46
Freescale Semiconductor
908E622
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
ECF— EC pin Failure Bit
This read only bit is set if a fail condition on the
electrochrome output is present
1 = EC pin fail
0 = EC normal operating
Figure 29. ECF flag generation
WINDOW WATCHDOG
The window watchdog is to supervise the device and to
recover from (e.g. code runaways) or similar conditions.
The use of a window watchdog adds additional safety as
the watchdog clear has not only to occur, but to be done at a
certain time frame / window.
Normal Mode
The window watchdog function is only available in Normal
mode, and is halted in Stop and Sleep mode. Upon setting
the WDRE bit, the watchdog functionality is activated. Once
this function is enabled, it is not possible to disable it via
software. Reset clears the WDRE bit.
To prevent a Watchdog reset, the Watchdog timer has to
be cleared in the Window Open frame. This is done by writing
a logic “1” to the WDRST bit in the Watchdog Control register
(WDCTL). The actual reset of the watchdog counter occurs at
the end of the corresponding SPI transmission, with the rising
edge of the SS signal.
If the watchdog is enabled, it will generate a system reset
when the timer has reached its end value, or if a watchdog
reset (WDRST) has occurred in the closed window.
The watchdog period can be selected with 2 bits in the
WDCTL, in order to get 10ms, 20ms, 40ms, and 80ms
periods.
Figure 30. Window Watchdog Period
Stop Mode
Operations of the watchdog function is ceased in stop
mode (counter/oscillator stopped). After a wake-up, the
watchdog timer is automatically cleared, in order to give the
MCU the full time to reset the watchdog.
Sleep Mode
Operations of the watchdog function are halted in sleep
mode. Due to the main voltage regulator asserting an LVR
reset, the Watchdog functionality is disabled, and the WDRE
bit is cleared as soon as sleep mode is entered. To reenable
this function bit WDRE has to be set after wake-up.
Watchdog Control Register (WDCTL)
WDRE - Watchdog Reset Enable Bit
This read/write (write once) bit activates the watchdog The
WDRE can only be set and can’t be cleared by software.
Reset clears the WDRE bit.
1 = Watchdog enabled
0 = Watchdog disabled
WDP1:0 - Watchdog Period Select Bits
This read/write bit select the clock rate of the Watchdog.
Reset clears the WDP1:0 bits.
Table 12. Watchdog Period Selection Bits
WDRST - Watchdog Reset Bit
This write only bit resets the Watchdog. Write a logic [1] to
reset the watchdog timer.
1 = Reset WD and restart timer
0 = no effect
Voltage Regulator
The 908E622 contains a low power, low drop voltage
regulator to provide internal power and external power for the
ECOCF
ECOLF
ECF
Window closed
no watch dog clear allowed
Window open
for watch dog clear
WD timing x 50%
WD period ( timing selected by Bits WDP1:0)
Register Name and Address: WDCTL - $0B
Bit7
6
5
4
3
2
1
Bit0
Read WDR
E
WDP
1
WDP
0
000
0
Write
WDR
ST
Reset
0
WDP1
WDP0
Mode
0
80ms window watchdog period
0
1
40ms window watchdog period
1
0
20ms window watchdog period
1
10ms window watchdog period
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM908E624ACDWB/R | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MM908E625ACDWB | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MMBD1010LT3 | 0.2 A, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB |
| MMBD3000T1 | 0.2 A, SILICON, SIGNAL DIODE |
| MMBD1000LT3 | 0.2 A, SILICON, SIGNAL DIODE, TO-236AB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM908E622ACEK | 功能描述:8位微控制器 -MCU QUAD H-B TRIHS EC GLASS RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E622ACPEK | 功能描述:IC QUAD HALF BRDG TRPL SW 54SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲(chǔ)器類(lèi)型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱(chēng):SP000314382 |
| MM908E622ACPEKR2 | 功能描述:8位微控制器 -MCU QUAD H-B, TRIHS, EC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MM908E624 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:TRIPLE HIGH-SIDE SWITCH WITH EMBEDDED MCU AND LIN |
| MM908E624ACDWB | 功能描述:IC TRPL SWITCH MCU/LIN 54-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲(chǔ)器類(lèi)型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱(chēng):SP000314382 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。