- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98015 > MJB18004D2T4 (ON SEMICONDUCTOR) 5 A, 450 V, NPN, Si, POWER TRANSISTOR PDF資料下載
參數(shù)資料
| 型號(hào)： | MJB18004D2T4 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 功率晶體管 |
| 英文描述： | 5 A, 450 V, NPN, Si, POWER TRANSISTOR |
| 封裝： | D2PAK-3 |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 222K |
| 代理商： | MJB18004D2T4 |
MJB18004D2T4
http://onsemi.com
12
INFORMATION FOR USING THE D2PAK SURFACE MOUNT PACKAGE
RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the
total design. The footprint for the semiconductor packages
must be the correct size to ensure proper solder connection
interface between the board and the package. With the
correct pad geometry, the packages will self align when
subjected to a solder reflow process.
mm
inches
0.33
8.38
0.08
2.032
0.04
1.016
0.63
17.02
0.42
10.66
0.12
3.05
0.24
6.096
POWER DISSIPATION FOR A SURFACE MOUNT DEVICE
The power dissipation for a surface mount device is a
function of the Collector pad size. These can vary from the
minimum pad size for soldering to a pad size given for
maximum power dissipation. Power dissipation for a
surface mount device is determined by TJ(max), the
maximum rated junction temperature of the die, RθJA, the
thermal resistance from the device junction to ambient, and
the operating temperature, TA. Using the values provided
on the data sheet, PD can be calculated as follows:
PD =
TJ(max) – TA
RθJA
The values for the equation are found in the maximum
ratings table on the data sheet. Substituting these values
into the equation for an ambient temperature TA of 25°C,
one can calculate the power dissipation of the device. For a
D2PAK device, PD is calculated as follows.
PD =
150
°C – 25°C
50
°C/W
= 2.5 Watts
The 50
°C/W for the D2PAK package assumes the use of
the recommended footprint on a glass epoxy printed circuit
board to achieve a power dissipation of 2.5 Watts. There are
other alternatives to achieving higher power dissipation
from the surface mount packages. One is to increase the
area of the Collector pad. By increasing the area of the
collection pad, the power dissipation can be increased.
Although one can almost double the power dissipation with
this method, one will be giving up area on the printed
circuit board which can defeat the purpose of using surface
mount technology. For example, a graph of RθJA versus
Collector pad area is shown in Figure 32
Figure 32. Thermal Resistance versus Collector Pad
Area for the D2PAK Package (Typical)
2.5 Watts
A, Area (square inches)
Board Material = 0.0625″
G-10/FR-4, 2 oz Copper
TA = 25°C
R
,
Thermal
Resistance,
Junction
to
Ambient
(C/W)
θ JA
°
60
70
50
40
30
20
16
14
12
10
8
6
4
2
0
3.5 Watts
5 Watts
Another alternative would be to use a ceramic substrate
or an aluminum core board such as Thermal Clad. Using a
board material such as Thermal Clad, an aluminum core
board, the power dissipation can be doubled using the same
footprint.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MJD127T4 | 8 A, 100 V, PNP, Si, POWER TRANSISTOR, TO-252 |
| MJD122T4 | 8 A, 100 V, NPN, Si, POWER TRANSISTOR, TO-252 |
| MJD13003-I | 1.5 A, 400 V, NPN, Si, POWER TRANSISTOR |
| MJD13003 | 1.5 A, 400 V, NPN, Si, POWER TRANSISTOR |
| MJD13003T4 | 1.5 A, 400 V, NPN, Si, POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MJB30230301 | 制造商:LG Corporation 功能描述:Stopper,Door |
| MJB32864101 | 制造商:LG Corporation 功能描述:Stopper,Roller |
| MJB32B | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PNP SILICON POWER TRANSISTOR |
| MJB32BT4 | 功能描述:兩極晶體管 - BJT RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| MJB36873201 | 制造商:LG Corporation 功能描述:Stopper,Door |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。