- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384736 > MIC502 (Micrel Semiconductor,Inc.) FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號： | MIC502 |
| 廠商： | Micrel Semiconductor,Inc. |
| 元件分類： | FPGA |
| 英文描述： | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | 范進(jìn)展信息管理IC |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 130K |
| 代理商： | MIC502 |
MIC502
Micrel
MIC502
166
May 1999
Symbol
Parameter
Condition
Min
Typ
Max
Units
Overtemperature Fault Output
V
OL
I
OH
Active (Low) Output Voltage
I
OL
= 2mA
V
/OTF
= V
DD
0.3
V
Off-State Leakage
1
μ
A
Note 1.
Note 2.
Note 3.
Note 4:
Exceeding the absolute maximum rating may damage the device.
The device is not guaranteed to function outside its operating rating.
Devices are ESD sensitive. Handling precautions recommended.
Part is functional over this V
range; however, it is characterized for operation at 4.5V
≤
V
DD
≤
5.5V and 10.8V
≤
V
DD
≤
13.2V ranges. These
ranges correspond to nominal V
DD
of 5V and 12V, respectively.
Guaranteed by design.
V
OT
is guaranteed by design to always be higher than V
PWM(max)
.
Logic time base and PWM frequency. For other values of C
F
,
f(Hz) = 30Hz0.1 F
Note 5.
Note 6.
Note 7.
C
, where C is in
μ
F.
Timing Diagrams
V
OH
V
OL
0V
50%
80%
40%
0%
100%
40%
70%
t
STARTUP
t
PWM
Output
Duty Cycle
A
B
C
D
E
F
G
0.7V
DD
0.3V
DD
V
T1
V
T2
V
SLP
100%
0%
30%
70%
80%
50%
40%
40%
Input
Signal
Range
V
OT
V
IH
V
IL
0V
V
OH
V
OL
0V
V
OUT
V
OTF
Figure 1. Typical System Behavior
Note A.
Note B.
Note C.
Note D.
Note E.
Note F.
Output duty-cycle is initially determined by V
T1
, as it is greater than V
T2
.
PWM duty-cycle follows V
T1
as it increases.
V
T1
drops below V
T2
. V
T2
now determines the output duty-cycle.
The PWM duty-cycle follows V
T2
as it increases.
Both V
T1
and V
T2
decrease below V
SLP
but above V
IL
. The device enters sleep mode.
The PWM ‘wakes up’ because one of the control inputs (V
in this case) has risen above V
WAKE
. The startup timer is triggered, forcing OUT
high for 64 clock periods. (V
WAKE
= V
SLP
+ V
HYST
. See “Electrical Characteristics.”)
Following the startup interval, the PWM duty-cycle is the higher of V
T1
and V
T2
.
Note G.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC502BM | Replaced by PTN78060W,PTN78060H : |
| MIC502BN | Replaced by PTN78060W,PTN78060H : |
| mic5205 | 150mA Low-Noise LDO Regulator(輸出電流150mA低噪聲低壓差穩(wěn)壓器) |
| mic5210 | Dual 150mA LDO Regulator(輸出電流150mA 低壓差雙穩(wěn)壓器) |
| MIC5213-3.0BC5 | Teeny⑩ SC-70 レCap Low-Dropout Regulator Advance Information |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MIC502_06 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Fan Management IC |
| MIC502_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Fan Management IC |
| MIC5020 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Current-Sensing Low-Side MOSFET Driver |
| MIC5020_05 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Current-Sensing Low-Side MOSFET Driver |
| MIC5020BM | 功能描述:IC DRIVER MOSF LO SIDE HS 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動(dòng)器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 配置:高端 輸入類型:非反相 延遲時(shí)間:200ns 電流 - 峰:250mA 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動(dòng)）:600V 電源電壓:12 V ~ 20 V 工作溫度:-40°C ~ 125°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-DIP 包裝:管件 其它名稱:*IR2127 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。