
FlexRay Module (FLEXRAYV2)
MFR4300 Data Sheet, Rev. 1
130
Freescale Semiconductor
3.3.2.65
Message Buffer Cycle Counter Filter Registers (MBCCFRn)
This register contains message buffer configuration data for the transmission mode, the channel
assignment, and for the cycle counter filtering. For detailed information on cycle counter filtering, refer to
Section 3.4.7.1.2, “Message Buffer Cycle Counter Filtering”
.
2
EDS
Enable/Disable Status
— This status bit indicates whether the message buffer is enabled or disabled.
0 Message buffer is disabled.
1 Message buffer is enabled.
Lock Status
— This status bit indicates the current lock status of the message buffer.
0 Message buffer is not locked by the application.
1 Message buffer is locked by the application.
Message Buffer Interrupt Flag
— The semantic of this flag depends on the message buffer transfer direction.
Receive Message Buffer:
This flag is set when the slot status in the message buffer header field was updated
and this slot was not an empty dynamic slot. See
Section 3.4.6.3.4, “Message Buffer Status Update”
for a
detailed description of the update conditions.
0 slot status not updated
1 slot status updated and slot was not an empty dynamic slot
Transmit Message Buffer:
This flag is set when the slot status in the message buffer header field was updated.
Additionally this flag is set immediately when a transmit message buffer was enabled.
0 slot status not updated
1 slot status updated / message buffer just enabled
Writing a '1' clears this flag. Writing a ‘0’ will not change the flag state.
1
LCKS
0
MBIF
0x0102, 0x010A,..., 0x04FA
Write:
POC:config
or MB_DIS
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
MTM
CHA
CHB CCFE
CCFMSK
CCFVAL
Reset
bits located in physical memory, not affected by reset, no reset value
Figure 3-94. Message Buffer Cycle Counter Filter Registers (MBCCFRn)
Table 3-76. MBCCFRn Field Descriptions
Field
Description
15
MTM
Message Buffer Transmission Mode
— This control bit applies only to transmit message buffers and defines
the transmission mode.
0 Event transmission mode
1 State transmission mode
Channel Assignment
— These control bits define the channel assignment and control the receive and transmit
behavior of the message buffer according to
Table 3-77
.
14–13
CHA
CHB
12
CCFE
Cycle Counter Filtering Enable
— This control bit is used to enable and disable the cycle counter filtering.
0 Cycle counter filtering disabled
1 Cycle counter filtering enabled
Cycle Counter Filtering Mask
— This field defines the filter mask for the cycle counter filtering.
11–6
CCFMSK
5–0
CCFVAL
Cycle Counter Filtering Value
— This field defines the filter value for the cycle counter filtering.
Table 3-75. MBCCSRn Field Descriptions (Sheet 3 of 3)
Field
Description