- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359155 > MCZ33889BEG (飛思卡爾半導體(中國)有限公司) System Basis Chip with Low Speed Fault Tolerant CAN Interface PDF資料下載
參數(shù)資料
| 型號： | MCZ33889BEG |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | System Basis Chip with Low Speed Fault Tolerant CAN Interface |
| 中文描述： | 系統(tǒng)基礎芯片與低速容錯CAN接口 |
| 文件頁數(shù)： | 27/60頁 |
| 文件大?。?/td> | 705K |
| 代理商： | MCZ33889BEG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
27
33889
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
NORMAL REQUEST MODE
This is a temporary mode automatically accessed by the
device after a wake-up event from sleep or stop mode, or
after device power up. In this mode, the VDD1 regulator is
ON, V2 is off, and the reset pin is high. As soon as the device
enters the normal request mode, an internal 350 ms timer is
started. During these 350 ms, the microcontroller of the
application must address the SBC via the SPI and configure
the watchdog register (TIM1 register). This is the condition for
the SBC to leave the Normal request Mode and enter the
Normal mode, and to set the watchdog timer according to the
configuration done during the Normal Request mode.
The “BATFAIL flag” is a bit which is triggered when V
SUP
falls below 3.0 V. This bit is set into the MCR register. It is
reset by the MCR register read.
INTERNAL CLOCK
This device has an internal clock used to generate all
timings (reset, watchdog, cyclic wake-up, filtering time
etc....).
RESET PIN
A reset output is available in order to reset the
microcontroller. Reset causes are:
V
DD1
falling out of range: if V
DD1
falls below the reset
threshold (parameter
R
ST-TH
), the reset pin is pulled low
until V
DD1
returns to the nominal voltage.
Power on reset: at device power on or at device wake-up
from sleep mode, the reset is maintained low until V
DD1
is
within its operation range.
Watchdog timeout: if the watchdog is not cleared, the SBC
will pull the reset pin low for the duration of the reset
duration time
(
parameter: RESET-DUR).
For debug purposes at 25°C, the reset pin can be shorted
to 5.0 V.
SOFTWARE WATCHDOG (SELECTABLE WINDOW OR
TIMEOUT WATCHDOG)
The software watchdog is used in the SBC normal and
stand-by modes for monitoring the MCU. The watchdog can
be either a window or timeout. This is selectable by the SPI
(register TIM, bit WDW). Default is the window watchdog.
The period of the watchdog is selectable by the SPI from 5.0
to 350 ms (register TIM, bits WDT0 and WDT1). When the
window watchdog is selected, the closed window is the first
half of the selected period, and the open window is the
second half of the period. The watchdog can only be cleared
within the open window time. An attempt to clear the
watchdog in the closed window will generate a reset. The
Watchdog is cleared through the SPI by addressing the TIM
register.
Refer to ”table for reset pin operations” operation in mode
2.
WAKE-UP CAPABILITIES
Several wake-up capabilities are available for the device
when it is in sleep or stop mode. When a wake-up has
occurred, the wake-up event is stored into the WUR or CAN
registers. The MCU can then access the wake-up source.
The wake-up options are selectable through the SPI while the
device is in normal or standby mode, and prior to entering low
power mode (sleep or stop mode).
WAKE-UP FROM WAKE-UP INPUTS (L0, L1) WITHOUT
CYCLIC SENSE
The wake-up lines are dedicated to sense external switch
states, and when changes occur to wake-up the MCU (In
sleep or stop modes). The wake-up pins are able to handle
40 V DC. The internal threshold is 3.0 V typical, and these
inputs can be used as an input port expander. The wake-up
inputs state can be read through the SPI (register WUR). L0
has a lower threshold than L1 in order to allow a connection
and wake-up from a digital output such as a CAN physical
interface.
CYCLIC SENSE WAKE-UP (CYCLIC SENSE TIMER AND
WAKE-UP INPUTS L0, L1)
The SBC can wake-up from a state change of one of the
wake-up input lines (L0, L1), while the external pullup or
pulldown resistor of the switches associated to the wake-up
input lines are biased with HS1 VSUP switch. The HS1 switch
is activated in sleep or stop mode from an internal timer.
Cyclic sense and forced wake-up are exclusive. If Cyclic
sense is enabled, the forced wake-up can not be enabled.
INFO FOR CYCLIC SENSE + DUAL EDGE SELECTION
In case the Cyclic sense and Lx both level sensitive
conditions are use together, the initial value for Lx inputs are
sampled in two cases:
1) When the register LPC[D3 and D0] are set and
2) At cyclic sense event, that is when device is in sleep or
stop mode and HS1 is active.
The consequence is that when the device wake up by Lx
transition, the new value is sampled as default, then when the
device is set back into low power again, it will automatically
wake up.
The user should reset the LPC bits [D3 and D0] to 0 and
set them again to the desired value prior to enter sleep or
stop mode.
FORCED WAKE-UP
The
SBC
can
wake-up
automatically
after
a
predetermined time spent in sleep or stop mode. Forced
wake-up is enabled by setting bit FWU in the LPC register.
Cyclic sense and forced wake-up are exclusive. If forced
wake-up is enabled, the Cyclic sense can not be enabled.
相關PDF資料 |
PDF描述 |
|---|---|
| MCZ33927EK | Transistor; Type: Amplifiers/Bipolar; VCEO (V): -100; Ic (A): -1; Pc (W): 0.9; hFE: 140 to 350; VCE (sat) (V) max: -0.5; Package: TO-92Mod |
| MCZ33970EG | Dual Gauge Driver Integrated Circuit with Improved Damping Algorithms |
| MCZ33976EG | Dual Gauge Driver with Configurable esponse Time |
| MCZ33977EG | Single Gauge Driver |
| MCZ33989EG | System Basis Chip with High-Speed CAN Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33889BEG | 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN TRANCEIVER |
| MCZ33889BEG/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:System Basis Chip with Low Speed Fault Tolerant CAN Interface |
| MCZ33889BEGR2 | 功能描述:網(wǎng)絡控制器與處理器 IC SBC-LITE-LS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33889DEG | 功能描述:網(wǎng)絡控制器與處理器 IC SBC-LITE-LS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33889DEG | 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN TRANCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。