OPERATIONAL MODES In case there is a bus err" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� MCZ33784EFR2
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 8/30闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC SENSOR DBUS DSI 2.02 16-SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 2,500
椤�(l猫i)鍨嬶細 鍌虫劅鍣ㄦ帴鍙�
杓稿叆椤�(l猫i)鍨嬶細 妯℃摤
杓稿嚭椤�(l猫i)鍨嬶細 鏁�(sh霉)瀛�
鎺ュ彛锛� 绺界窔
闆绘祦 - 闆绘簮锛� 4mA
瀹夎椤�(l猫i)鍨嬶細 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-SOIC N
鍖呰锛� 甯跺嵎 (TR)
Analog Integrated Circuit Device Data
16
Freescale Semiconductor
33784
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
In case there is a bus error (due to induced noise or a bus
fault), both the master and slave devices will likely read bad
data. The slave reacts to bad data by not sending a response
during the next frame, and clears the any pending response.
The master will detect a CRC error (if enabled) once it
receives the corrupted data sent by the slave, and once again
when the slave fails to respond. This is illustrated in Figure 8.
When this error occurs, the system software needs to
acknowledge this condition and resend a command of the
same size so that it can receive the proper response.
Failure to take corrective action will result in unintended
errors as shown in Figure 8. In this case, the master will miss
Responses N and N+1.
Figure 8. Bus Traffic With Receive Error and Recovery
STANDARD DBUS COMMAND STRUCTURE
Two word sizes are available for standard DBUS
commands. These are termed 鈥渓(f膩)ong word鈥� and 鈥渟hort word鈥�.
A standard long word always consists of 8 data bits,
4 address bits, 4 command bits, and 4 cyclic redundancy
check (CRC) bits. The data bits are always sent first, starting
with the MSB, and are followed by the address bits, then the
command bits, and ending with the CRC bits. Refer to
A standard short word consists of 4 address bits,
4 command bits, and 4 CRC bits. The address bits are
always sent first, starting with the MSB, followed by the
command bits, and ending with the CRC bits. This is also
shown in Table 7.
Some commands can be sent in either standard long word
or standard short word format as desired. If these commands
are sent in long word format, the data bits are 鈥渄on鈥檛-care鈥� for
the 33784, but should all be set to 0 to maintain future
compatibility.
When a standard long word or short word is sent on the
bus, the 33784 will calculate a CRC as each bit is received.
The CRC is calculated using the polynomial X4+1 and seed
1010. The polynomial and seed cannot be changed when
communicating in standard mode. At the conclusion of the
transmission, the 33784 will compare the calculated CRC
with the CRC included within the message. If the two match,
the message is considered valid and the 33784 will act on the
message accordingly. If the calculated CRC does not match
the CRC included within the message, the 33784 will ignore
the transmission and the message will be discarded.
ENHANCED DBUS COMMAND STRUCTURE
In addition to standard DBUS commands, the 33784 can
accept enhanced DBUS commands. Like standard
commands, there are two word sizes available for enhanced
commands. These, like the standard long word, are termed
鈥渆nhanced long word鈥� and 鈥渆nhanced short word鈥�. An
enhanced long word always consists of 8 data bits, 4 address
bits, 4 command bits, and 4 CRC bits. The data bits are
always sent first, starting with the MSB, and are followed by
the address bits, then the command bits, and ending with the
CRC bits. Refer to Table 7.
However, an enhanced long word differs from a standard
long word in that the CRC polynomial and seed are not fixed
and can be programmed into the IC via the bus. The method
of programming the polynomial and seed is discussed in
Likewise, enhanced short words will also use the
polynomial and seed that have been programmed into the IC.
Enhanced short words consist of 0 or 2 data bits, 4 address
bits, 4 command bits, and 4 CRC bits. The data bits (if any)
are sent first, followed by the address bits, followed by the
command bits, and ending with the CRC bits. This is shown
in Table 7. The optional data bits are only place holders and
are used so that longer responses can be transmitted. If the
optional data bits are used, they are 鈥渄on鈥檛-care鈥� for the
33784, but should both be set to 0 to maintain future
compatibility.
Some commands can be sent in either enhanced long
word or enhanced short word format as desired. If these
commands are sent in enhanced long word format, the data
bits are 鈥渄on鈥檛-care鈥� for the 33784, but should all be set to 0
to maintain future compatibility.
Command N
Bus Error
Command N+1
Command N+2
Response N-1
Response N
No Response
Response N+2
Command N+3
Command N+4
Response N+3
CRC
Error
CRC
Error
CRC
Master
Slave
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MCZ33793EF IC DSI SLAVE REMOTE SENS 16-SOIC
MCZ33797EKR2 IC SQUIB DRIVER 2CHAN 32-SOIC
MCZ33884EG IC MULTIPLE CONTACT MON 24-SOIC
MCZ33905BD3EK IC SBC CAN HS 3.3V 54SOIC
MCZ33972EWR2 IC SWITCH DETECTION MULT 32-SOIC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCZ33789AE 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)鎺у埗鍣ㄨ垏铏曠悊鍣� IC Airbag ASSP RoHS:鍚� 鍒堕€犲晢:Micrel 鐢�(ch菐n)鍝�:Controller Area Network (CAN) 鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲�: 鏁�(sh霉)鎿�(j霉)閫熺巼: 闆绘簮闆绘祦锛堟渶澶у€硷級:595 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:PBGA-400 灏佽:Tray
MCZ33789AE/R2 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū(ch膿ng):Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:Airbag System Basis Chip (SBC) with Power Supply and PSI5 Sensor Interface
MCZ33789AER2 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)鎺у埗鍣ㄨ垏铏曠悊鍣� IC Airbag ASSP RoHS:鍚� 鍒堕€犲晢:Micrel 鐢�(ch菐n)鍝�:Controller Area Network (CAN) 鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲�: 鏁�(sh霉)鎿�(j霉)閫熺巼: 闆绘簮闆绘祦锛堟渶澶у€硷級:595 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:PBGA-400 灏佽:Tray
MCZ33790EG 鍔熻兘鎻忚堪:杓稿叆/杓稿嚭鎺у埗鍣ㄦ帴鍙i泦鎴愰浕璺� DISTRIB SYS INTERFACE RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鐢�(ch菐n)鍝�: 杓稿叆/杓稿嚭绔暩(sh霉)閲�: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:QFN-64 灏佽:Tray
MCZ33790EGR2 鍔熻兘鎻忚堪:杓稿叆/杓稿嚭鎺у埗鍣ㄦ帴鍙i泦鎴愰浕璺� DISTRIB SYS INTERFACE RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鐢�(ch菐n)鍝�: 杓稿叆/杓稿嚭绔暩(sh霉)閲�: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:QFN-64 灏佽:Tray