
2009 Microchip Technology Inc.
DS22226A-page 5
MCP3426/7/8
1.0
ELECTRICAL
CHARACTERISTICS
Absolute Maximum Ratings
VDD...................................................................................7.0V
All inputs and outputs ............. ..........VSS –0.4V to VDD+0.4V
Differential Input Voltage ...................................... |VDD - VSS|
Output Short Circuit Current ................................ Continuous
Current at Input Pins ....................................................±2 mA
Current at Output and Supply Pins ............................±10 mA
Storage Temperature ....................................-65°C to +150°C
Ambient Temp. with power applied ...............-55°C to +125°C
ESD protection on all pins
................ ≥ 6kV HBM, ≥ 400V MM
Maximum Junction Temperature (TJ). .........................+150°C
Notice: Stresses above those listed under “Maximum Rat-
ings” may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at
those or any other conditions above those indicated in the
operational listings of this specification is not implied.
Exposure to maximum rating conditions for extended periods
may affect device reliability
.
ELECTRICAL CHARACTERISTICS
Electrical Specifications: Unless otherwise specified, all parameters apply for TA = -40°C to +85°C, VDD = +5.0V, VSS = 0V,
CHn+ = CHn- = VREF/2, VINCOM = VREF /2. All ppm units use 2*VREF as differential full scale range.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Analog Inputs
Differential Full Scale Input
Voltage Range
FSR
—
±2.048/PGA
—
V
VIN = [CHn+ - CHn-]
Maximum Input Voltage Range
VSS-0.3
—
VDD+0.3
V
Differential Input Impedance
ZIND (f)
—
2.25/PGA
—
M
Ω
During normal mode operation
Common Mode input
Impedance
ZINC (f)
—
25
—
M
Ω
PGA = 1, 2, 4, 8
System Performance
Resolution and No Missing
Codes
(Effective Number of Bits)
12
—
Bits
DR = 240 SPS
14
—
Bits
DR = 60 SPS
16
—
Bits
DR = 15 SPS
Data Rate
DR
176
240
328
SPS
12 bits mode
44
60
82
SPS
14 bits mode
11
15
20.5
SPS
16 bits mode
Output Noise
—
2.5
—
VRMS
TA = +25°C, DR =15 SPS,
PGA = 1, VIN+ = VIN- = GND
Integral Non-Linearity
INL
—
10
—
ppm of
FSR
DR = 15 SPS
Internal Reference Voltage
VREF
—2.048
—
V
—
0.1
—
%
PGA = 1, DR = 15 SPS
—
0.1
—
%
Between any 2 PGA settings
—
15
—
ppm/°C
PGA=1, DR=15 SPS
Note
1:
Any input voltage below or greater than this voltage causes leakage current through the ESD diodes at the input pins.
This parameter is ensured by characterization and not 100% tested.
2:
This input impedance is due to 3.2 pF internal input sampling capacitor.
3:
This parameter is ensured by design and not 100% tested.
4:
The total conversion speed includes auto-calibration of offset and gain.
5:
INL is the difference between the endpoints line and the measured code at the center of the quantization band.
6:
Includes all errors from on-board PGA and VREF.
7:
This parameter is ensured by characterization and not 100% tested.
8:
MCP3427 and MCP3428 only.
9:
Addr_Float voltage is applied at address pin.
10: No voltage is applied at address pin (left “floating”).