- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9815 > MCP3421A5T-E/OT (Microchip Technology)IC ADC 18BIT 3.75SPS SOT23-6 PDF資料下載
參數(shù)資料
| 型號： | MCP3421A5T-E/OT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 9/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT 3.75SPS SOT23-6 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 3.75 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-6 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 2 個單端，雙極；1 個差分，單極 |
| 配用： | MCP3421EV-ND - BOARD EVAL FOR MCP3421 SOT23-6 |
| 其它名稱： | MCP3421A5T-E/OTDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
2006 Microchip Technology Inc.
DS22003B-page 17
MCP3421
5.5
High-Speed (HS) Mode
The I2C specification requires that a high-speed mode
device must be ‘a(chǎn)ctivated’ to operate in high-speed
mode. This is done by sending a special address byte
of 00001XXX following the START bit. The XXX bits are
unique to the High-Speed (HS) mode Master. This byte
is referred to as the High-Speed (HS) Master Mode
Code (HSMMC). The MCP3421 device does not
acknowledge this byte. However, upon receiving this
code, the MCP3421 switches on its HS mode filters
and communicates up to 3.4 MHz on SDA and SCL.
The device will switch out of the HS mode on the next
STOP condition.
For more information on the HS mode, or other I2C
modes, please refer to the Phillips I2C specification.
5.6
I2C Bus Characteristics
The I2C specification defines the following bus
protocol:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined using Figure 5-6.
5.6.1
BUS NOT BUSY (A)
Both data and clock lines remain HIGH.
5.6.2
START DATA TRANSFER (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
5.6.3
STOP DATA TRANSFER (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations can be ended with a STOP condition.
5.6.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition.
5.6.5
ACKNOWLEDGE
The Master (microcontroller) and the slave (MCP3421)
use an acknowledge pulse as a hand shake of
communication for each byte. The ninth clock pulse of
each byte is used for the acknowledgement. The
acknowledgement is achieved by pulling-down the
SDA line “LOW” during the 9th clock pulse. The clock
pulse is always provided by the Master (microcontrol-
ler) and the acknowledgement is issued by the
receiving device of the byte (Note: The transmitting
device must release the SDA line (“HIGH”) during the
acknowledge
pulse.).
For
example,
the
slave
(MCP3421) issues the acknowledgement (bring down
the SDA line “LOW”) after the end of each receiving
byte, and the master (microcontroller) issues the
acknowledgement when it reads data from the Slave
(MCP3421).
When the MCP3421 is addressed, it generates an
acknowledge after receiving each byte successfully.
The Master device (microcontroller) must provide an
extra clock pulse (9th pulse of each byte) for the
acknowledgement from the MCP3421 (slave).
The MCP3421 (slave) pulls-down the SDA line during
the acknowledge clock pulse in such a way that the
SDA line is stable low during the high period of the
acknowledge clock pulse.
During reads, the Master (microcontroller) can
terminate the current read operation by not providing
an acknowledge bit on the last byte that has been
clocked out from the MCP3421. In this case, the
MCP3421 releases the SDA line to allow the master
(microcontroller) to generate a STOP or repeated
START condition.
FIGURE 5-6:
Data Transfer Sequence on the Serial Bus.
SCL
SDA
(A)
(B)
(D)
(A)
(C)
START
CONDITION
ADDRESS OR
ACKNOWLEDGE
VALID
DATA
ALLOWED
TO CHANGE
STOP
CONDITION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3077EESA/V+ | IC TXRX RS485/422 ESD 8SOIC |
| GTC06AF-24-12P | CONN PLUG 5POS STRAIGHT W/PINS |
| MAX13182EESD+ | IC TXRX RS-485 +5.0V ESD 14SOIC |
| D38999/24JD19SA | CONN RCPT 19POS JAM NUT W/SCKT |
| D38999/26JD18PC | CONN PLUG 18POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP3421A6T-E/CH | 制造商:Microchip Technology 功能描述:18-BIT DELTA-SIGMA ADC, SINGLE 制造商:Microchip Technology Inc 功能描述:18-BIT DELTA-SIGMA ADC, SINGLE CHANNEL, 4SPS - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC ADC 18BIT I2C 4SPS SOT23-6 |
| MCP3421A6T-E/OT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:18-Bit Analog-to-Digital Converter with I2C Interface and On-Board Reference |
| MCP3421A7T-E/CH | 制造商:Microchip Technology 功能描述:18-BIT DELTA-SIGMA ADC, SINGLE 制造商:Microchip Technology Inc 功能描述:18-BIT DELTA-SIGMA ADC, SINGLE CHANNEL, 4SPS - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC ADC 18BIT I2C 4SPS SOT23-6 |
| MCP3421A7T-E/OT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:18-Bit Analog-to-Digital Converter with I2C Interface and On-Board Reference |
| MCP3421DM-BFG | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MCP3421Battery Fuel Gauge Demo Brd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。