- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371095 > MCM69R738C (Motorola, Inc.) 4M-bit Synchronous Late Write Fast SRAM(4M位同步遲寫、快速靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MCM69R738C |
| 廠商： | Motorola, Inc. |
| 英文描述： | 4M-bit Synchronous Late Write Fast SRAM(4M位同步遲寫、快速靜態(tài)RAM) |
| 中文描述： | 4分位同步后寫入快速靜態(tài)存儲器（4分位同步遲寫，快速靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 301K |
| 代理商： | MCM69R738C |
MCM69R738C
MCM69R820C
19
MOTOROLA FAST SRAM
STANDARD (PUBLIC) INSTRUCTION CODES
Instruction
Code*
Description
EXTEST
000
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all
DQ pins
to High–Z state.
NOT IEEE 1149.1 COMPLIANT.
IDCODE
001**
Preloads ID register and places it between TDI and TDO. Does not affect RAM operation.
SAMPLE/PRELOAD
100
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not
affect RAM operation. Does not implement IEEE 1149.1 PRELOAD function.
NOT IEEE 1149.1
COMPLIANT.
BYPASS
111
Places the bypass register between TDI and TDO. Does not affect RAM operation.
SAMPLE–Z
010
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all
DQ pins
to High–Z state.
*Instruction codes expressed in binary; MSB on left, LSB on right.
**Default instruction automatically loaded at power up and in test–logic–reset state.
STANDARD (PRIVATE) INSTRUCTION CODES
Instruction
Code*
Description
NO OP
011
Do not use these instructions; they are reserved for future use.
NO OP
101
Do not use these instructions; they are reserved for future use.
NO OP
110
Do not use these instructions; they are reserved for future use.
* Instruction codes expressed in binary, MSB on left, LSB on right.
CAPTURE–DR
EXIT1–DR
EXIT2–DR
UPDATE–DR
CAPTURE–IR
EXIT1–IR
EXIT2–IR
UPDATE–IR
SHIFT–IR
PAUSE–IR
PAUSE–DR
TEST–LOGIC
RESET
RUN–TEST/
IDLE
SELECT
DR–SCAN
SELECT
IR–SCAN
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
NOTE: The value adjacent to each state transition represents the signal present at TMS at the rising edge of TCK.
0
Figure 5. TAP Controller State Diagram
0
SHIFT–DR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM72F8 | 2MB and 4MB Synchronous Fast Static RAM Module |
| MCM72CF32 | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72CF32SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72F7DG10 | 512KB and 1MB Synchronous Fast Static RAM Module |
| MCM72F7DG12 | 512KB and 1MB Synchronous Fast Static RAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM69R738CZP4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R738CZP4.4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R738CZP4.4R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R738CZP4R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R738CZP5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write 2.5 V I/O |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。