參數(shù)資料
型號: MCM64E918
廠商: Motorola, Inc.
英文描述: 8M Bit synchronous late write fast static RAM(8M位同步遲寫快速靜態(tài)RAM)
中文描述: 晚8分位同步靜態(tài)隨機(jī)存儲器寫入速度(800萬位同步遲寫快速靜態(tài)內(nèi)存)
文件頁數(shù): 4/24頁
文件大小: 503K
代理商: MCM64E918
MCM64E918
MCM64E836
4
MOTOROLA FAST SRAM
MCM64E836 x36 PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
5B
B1
Input
Synchronous Function Control Input: B1 = 0 initiates a load new
address.
5K
B2
Input
Synchronous Function Control Input: B2 = 0 initiates a WRITE,
B2 = 1 initiates a READ.
5L
B3
Input
Synchronous Function Control Input: B3 = 0 initiates a double (or
burst) operation, B3 = 1 initiates a single operation.
5G
CK
Input
Address, data in, and control input register clock. Active high.
5H
CK
Input
Address, data in, and control input register clock. Active low.
2F, 8F
CQ
Output
Echo Clock Output: Active high.
2M, 8M
CQ
Output
Echo Clock Output: Active low.
1B, 2B, 8B, 9B, 1D, 2D, 8D, 9D, 1F,
3F, 7F, 9F, 1H, 2H, 3H, 7H, 8H, 9H,
1K, 2K, 3K, 7K, 8K, 9K, 1M, 3M, 7M,
9M, 1P, 2P, 8P, 9P, 1T, 2T, 8T, 9T
DQ
I/O
Synchronous data I/O.
5C
G
Input
Output Enable functionality not supported. Must be tied to VSS or
driven to
VIL Max.
4L
LBO
Input
Linear Burst Order: This is a mode pin. It must be tied to VDD or VSS
before power up.
LBO = 1 selects interleaved mode.
LBO = 0 selects linear mode.
3A, 4A, 6A, 7A, 3B, 7B, 3C, 4C, 6C,
7C, 7D, 7P, 4R, 6R, 3T, 7T
SA
Input
Synchronous Address Inputs: Registered on the rising clock edge.
5R, 5T
SA1, SA0
Input
Synchronous burst counter preload address inputs: SA0 = LSB.
5U
TCK
Input
JTAG pin, test clock. If JTAG is not used, TCK must be tied to VSS
or VDD.
4U
TDI
Input
JTAG pin, Test Data In.
6U
TDO
Output
JTAG, Test Data Out.
3U
TMS
JTAG pin.
5A
ZQ
Input
Output impedance programming input.
5E, 5N
Vref
VDD
Supply
Input Reference: Provides reference voltage for input buffers.
5D, 4E, 6E, 4F, 5F, 6F, 4H, 6H, 4J, 5J,
6J, 4M, 5M, 6M, 4N, 6N, 5P, 3R, 7R
Supply
Core Power Supply: These pins act as thermal vias to PCB power
plane.
2A, 8A, 2C, 8C, 2E, 8E, 2G, 8G, 2J,
8J, 2L, 8L, 2N, 8N, 2R, 8R, 2U, 8U
VDDQ
Supply
Output Power Supply: Provides operating power for output buffers.
1A, 9A, 4B, 6B, 1C, 9C, 4D, 6D, 1E,
3E, 7E, 9E, 1G, 3G, 4G, 6G, 7G, 9G,
1J, 3J, 7J, 9J, 4K, 6K, 1L, 3L, 7L, 9L,
1N, 3N, 7N, 9N, 4P, 6P, 1R, 9R, 4T,
6T, 1U, 9U
VSS
Supply
Ground: These pins act as thermal vias to PCB ground plane.
3D, 6L, 3P, 7U
NC
No Connection: This means there is no connection to the chip.
相關(guān)PDF資料
PDF描述
MCM64PC32TSG66 256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM64PC64TSG66 256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM64PC32T 256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM6706RJ8 32K x 8 Bit Static Random Access Memory
MCM6706J6 Circular Connector; Body Material:Aluminum; Series:PT06; Number of Contacts:41; Connector Shell Size:20; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:20-41
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM64PC32 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM64PC32SG66 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM64PC32T 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM64PC32TSG66 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium
MCM64PC64SG66 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K/512K Pipelined BurstRAM Secondary Cache Module for Pentium