
Chapter 5. Debug Support
5-43
Processor Status, DDATA Denition
The CSR provides capabilities to display operands based on reference type (read, write, or
both). Additionally, for certain change-of-ow branch instructions, another CSR eld
provides the capability to display {0x2, 0x3, 0x4} bytes of the target instruction address.
For both situations, an optional PST value {0x8, 0x9, 0xB} provides the marker identifying
the size and presence of valid data on the DDATA output.
5.8.1 User Instruction Set
Table 5-22 shows the PST/DDATA specication for user-mode instructions. Rn represents
any {Dn, An} register. In this denition, the ‘y’ sufx generally denotes the source and ‘x’
denotes the destination operand. For a given instruction, the optional operand data is
displayed only for those effective addresses referencing memory. The ‘DD’ nomenclature
refers to the DDATA outputs.
Table 5-22. PST/DDATA Specification for User-Mode Instructions
Instruction
Operand Syntax
PST/DDATA
add.l
<ea>y,Rx
PST = 0x1, {PST = 0xB, DD = source operand}
add.l
Dy,<ea>x
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
addi.l
#imm,Dx
PST = 0x1
addq.l
#imm,<ea>x
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
addx.l
Dy,Dx
PST = 0x1
and.l
<ea>y,Dx
PST = 0x1, {PST = 0xB, DD = source operand}
and.l
Dy,<ea>x
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
andi.l
#imm,Dx
PST = 0x1
asl.l
{Dy,#imm},Dx
PST = 0x1
asr.l
{Dy,#imm},Dx
PST = 0x1
bcc.{b,w}
if taken, then PST = 0x5, else PST = 0x1
bchg
#imm,<ea>x
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
bchg
Dy,<ea>x
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
bclr
#imm,<ea>x
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
bclr
Dy,<ea>x
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
bra.{b,w}
PST = 0x5
bset
#imm,<ea>x
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
bset
Dy,<ea>x
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
bsr.{b,w}
PST = 0x5, {PST = 0xB, DD = destination operand}
btst
#imm,<ea>x
PST = 0x1, {PST = 0x8, DD = source operand}
btst
Dy,<ea>x
PST = 0x1, {PST = 0x8, DD = source operand}
clr.b
<ea>x
PST = 0x1, {PST = 0x8, DD = destination operand}
clr.l
<ea>x
PST = 0x1, {PST = 0xB, DD = destination operand}
clr.w
<ea>x
PST = 0x1, {PST = 0x9, DD = destination operand}
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.