- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45311 > MCF5234CVM100 (MOTOROLA INC) 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | MCF5234CVM100 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | MAPBGA-256 |
| 文件頁數(shù)： | 76/76頁 |
| 文件大小： | 2665K |
| 代理商： | MCF5234CVM100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當前第76頁
MOTOROLA
MCF523x Integrated Microprocessor Hardware Specifications
9
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Features
1.3.2
V2 Core Overview
The processor core is comprised of two separate pipelines that are decoupled by an instruction buffer. The
two-stage Instruction Fetch Pipeline (IFP) is responsible for instruction-address generation and instruction
fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting
execution in the Operand Execution Pipeline (OEP). The OEP includes two pipeline stages. The first stage
decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction
execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire Instruction Set Architecture Revision A with added support for a
separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the
MCF523x core includes the enhanced multiply-accumulate unit (EMAC) for improved signal processing
capabilities. The EMAC implements a 4-stage execution pipeline, optimized for 32
× 32 bit operations, with
support for four 48-bit accumulators. Supported operands include 16- and 32-bit signed and unsigned
integers as well as signed fractional operands as well as a complete set of instructions to process these data
types. The EMAC provides superb support for execution of DSP operations within the context of a single
processor at a minimal hardware cost.
1.3.3
Enhanced Time Processor Unit (eTPU)
The eTPU is an intelligent programmable I/O controller with its own core and memory system, allowing it
to perform complex timing and I/O management independently of the CPU. The eTPU is essentially a
co-processor designed for timing control, I/O handling, serial communications, motor control. and engine
control applications and accesses data without the host CPU’s intervention. Consequently, the host CPU
setup and service times for each timer event are minimized or eliminated.
The eTPU is an enhanced version of the TPU module implemented on the MC68332 and MPC500 products.
Enhancements of the eTPU include a more powerful processor which handles high-level C code efficiently
and allows for more functionality and increased performace. Although there is no compatibility at
microcode level, the eTPU maintains several features of older TPU versions and is conceptually almost
identical. The eTPU library is a superset of the standard TPU library functions modified to take advantage
of enhancements in the eTPU. These, along with a C compiler, make it relatively easy to port older
applications. By providing source code for the Motorola library, it is possible for the eTPU to support the
users own function development.
The eTPU has up to 32 timer channels in addition to having 6 Kbytes of code memory and 1.5 Kbytes of
data memory that stores software modules downloaded at boot time and that can be mixed and matched as
required for any specific application.
1.3.4
eTPU Functions
Any one of the following four sets of functions can be loaded into the device.
1.3.4.1
Set 1 (General)
PWM – Full featured Pulse Width modulation
ICOC – Input Capture / Output Compare
PFM – Pulse and frequency measurement
PPA – Pulse / Period Accumulate
SM – Stepper motor
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCF5235CVM150 | 32-BIT, 150 MHz, RISC PROCESSOR, PBGA256 |
| MCF5232CAB80 | 32-BIT, 80 MHz, RISC PROCESSOR, PQFP160 |
| MCF5232CVM100 | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA196 |
| MCF5271CVM150 | 32-BIT, 150 MHz, RISC PROCESSOR, PBGA196 |
| MCF5270AB100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP160 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCF5234CVM100J | 功能描述:32位微控制器 - MCU V2CORE 64KSRAM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
| MCF5234CVM150 | 功能描述:IC MPU 32BIT COLDFIRE 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MCF523x 標準包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測/復位，POR，PWM，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（16K x 16） 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT |
| MCF5234CVM150 | 制造商:Freescale Semiconductor 功能描述:Microprocessor IC |
| MCF5234CVM150J | 功能描述:32位微控制器 - MCU V2CORE 64KSRAM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
| MCF5235 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。