參數(shù)資料
型號： MCC3E0RX180WB0B
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 180 MHz, RISC PROCESSOR, CBGA728
封裝： 29 X 29 MM, 4 MM HEIGHT, 1 MM PITCH, CERAMIC, FCBGA-728
文件頁數(shù)： 46/120頁
文件大小： 1633K
代理商： MCC3E0RX180WB0B
Pin Descriptions Grouped by Function
31
MOTOROLA GENERAL BUSINESS INFORMATION
C3ENPA1-DS/D REV 03
Clock Signals
Table 6 describes the C-3e NP clock signals.
CP Interface Signals
The C-3e NP’s 8 external CPs support various network physical interfaces, providing a
serial interface to the PHY layer. Interfaces are configured via bits in the C-3e NP register
set. Many interfaces are possible by programming the configuration registers. CPs can be
used individually or in a cluster (four CPs) to implement the various interfaces.
Table 7 provides a quick reference of all the CP pins organized by clusters. There are seven
physical I/O pins associated with each CP. All pins are capable of receiving data, with some
configurable to be input clocks, output clocks, or data drivers. In addition, pairs of pins can
be configured as differential pairs for LVPECL compatibility.
In the case of RMII, OC-3, DS1, and DS3, the drivers and receivers at the pin are locally
configured to match the relevant PHY or Framer chip. OC-12 uses the aggregation of four
CPs (one cluster), while GMII and Ten Bit Interface (TBI) can use either eight CPs (four for
receive and four for transmit) or four CPs that share the transmit and receive functions for
non-wire speed applications.
During CP aggregation, all 28 pins associated with a cluster are routed to all of the Serial
Data Processors (SDPs) in that cluster. This allows round-robin usage of portions of the
SDPs, with each getting access to the necessary I/O pins.
Table 6 Clock and Reference Signals
SIGNAL NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
SCLK*
SCLKX*
* SCLK and SCLKX must not be AC-coupled.
F14
F15
1
LVPECL
I
Core Clock Rate (Differential)
CCLK0
F16
1
LVTTL
I
PD
Programmable CP Clock Input
CCLK1
E16
1
LVTTL
I
PD
Programmable CP Clock Input
CCLK2
E15
1
LVTTL
I
PD
Programmable CP Clock Input
CCLK3
E14
1
LVTTL
I
PD
Programmable CP Clock Input
CPREF
If any of the CPs are configured for LVPECL operation (OC3) using the pin mode registers, then CPREF must
be wired to an external reference, as specified in Table 34 on page 73. If none of the CPs are configured for
LVPECL operation, then the CPREF pin can be left unconnected.
D16
1
LVPECL
I
PD
Reference
TOTAL
7
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MCCF68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MCW68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MCD214FU 768 X 560 PIXELS CRT GRPH DSPL CTLR, PQFP160
MCF5102PV20A 32-BIT, 20 MHz, RISC PROCESSOR, PQFP144
MCF5102PV16A 32-BIT, 16.67 MHz, RISC PROCESSOR, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCC-4 制造商:MEC A/S 功能描述:CLAMP GROUNDING PLASTIC 3.5 制造商:MEC A/S 功能描述:CLAMP, GROUNDING, PLASTIC, 3.5MM 制造商:MEC A/S 功能描述:CLAMP, GROUNDING, PLASTIC, 3.5MM; SVHC:No SVHC (18-Jun-2012) ;RoHS Compliant: Yes
MCC400M10 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M10 STUD
MCC400M12 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M12 STUD
MCC400M14 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M14 STUD
MCC400M16 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M16 STUD
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*