- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3971 > MC850DECZQ50BUR2 (Freescale Semiconductor)IC MPU PQUICC 50MHZ 256-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC850DECZQ50BUR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 9/72頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU PQUICC 50MHZ 256-PBGA |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 系列： | MPC8xx |
| 處理器類型： | 32-位 MPC8xx PowerQUICC |
| 速度： | 50MHz |
| 電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BGA |
| 供應(yīng)商設(shè)備封裝： | 256-PBGA（23x23） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
MPC850 PowerQUICC Integrated Communications Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
17
Bus Signal Timing
B33a
CLKOUT rising edge to GPL
valid - as requested by control
bit GxT3 in the corresponding
word in the UPM
5.00
12.00
8.00
14.00
6.00
13.00
0.250
50.00
ns
B34
A[6–31] and D[0–31] to CS valid
- as requested by control bit
CST4 in the corresponding
word in the UPM
3.00
—
6.00
—
4.00
—
0.250
50.00
ns
B34a
A[6–31] and D[0–31] to CS valid
- as requested by control bit
CST1 in the corresponding
word in the UPM
8.00
—
13.00
—
11.00
—
0.500
50.00
ns
B34b
A[6–31] and D[0–31] to CS valid
- as requested by CST2 in the
corresponding word in UPM
13.00
—
21.00
—
17.00
—
0.750
50.00
ns
B35
A[6–31] to CS valid - as
requested by control bit BST4 in
the corresponding word in UPM
3.00
—
6.00
—
4.00
—
0.250
50.00
ns
B35a
A[6–31] and D[0–31] to BS valid
- as requested by BST1 in the
corresponding word in the UPM
8.00
—
13.00
—
11.00
—
0.500
50.00
ns
B35b
A[6–31] and D[0–31] to BS valid
- as requested by control bit
BST2 in the corresponding
word in the UPM
13.00
—
21.00
—
17.00
—
0.750
50.00
ns
B36
A[6–31] and D[0–31] to GPL
valid - as requested by control
bit GxT4 in the corresponding
word in the UPM
3.00
—
6.00
—
4.00
—
0.250
50.00
ns
B37
UPWAIT valid to CLKOUT
falling edge 10
6.00
—
6.00
—
6.00
—
50.00
ns
B38
CLKOUT falling edge to
UPWAIT valid 10
1.00
—
1.00
—
1.00
—
50.00
ns
B39
AS valid to CLKOUT rising edge
11
7.00
—
7.00
—
7.00
—
50.00
ns
B40
A[6–31], TSIZ[0–1], RD/WR,
BURST, valid to CLKOUT rising
edge.
7.00
—
7.00
—
7.00
—
50.00
ns
B41
TS valid to CLKOUT rising edge
(setup time)
7.00
—
7.00
—
7.00
—
50.00
ns
Table 6. Bus Operation Timing 1 (continued)
Num
Characteristic
50 MHz
66 MHz
80 MHz
FFACT
Cap Load
(default
50 pF)
Unit
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V639S12BCI8 | IC SRAM 2.25MBIT 12NS 256BGA |
| MC850DECVR50BUR2 | IC MPU PQUICC 50MHZ 256-PBGA |
| IDT7008S55G | IC SRAM 512KBIT 55NS 84PGA |
| XF2B-3145-31A | CONN FPC 31POS 0.3MM PITCH SMD |
| IDT70V657S10BFG | IC SRAM 1.125MBIT 10NS 208FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC851 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC852 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTEGRATED CIRCUITS |
| MC8529 | 制造商:Motorola Inc 功能描述: |
| MC852L | 制造商:Motorola Inc 功能描述: |
| MC852P | 制造商:Motorola Inc 功能描述: 制造商:National Semiconductor Corporation 功能描述: 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。