- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371053 > MC68HC16Y1 (Motorola, Inc.) 16-Bit Modular Microcontroller(16位模塊化微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC16Y1 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 16-Bit Modular Microcontroller(16位模塊化微控制器) |
| 中文描述： | 16位微控制器模塊（16位模塊化微控制器） |
| 文件頁(yè)數(shù)： | 114/122頁(yè) |
| 文件大?。?/td> | 749K |
| 代理商： | MC68HC16Y1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
MOTOROLA
114
MC68HC16Y1
MC68HC16Y1TS/D
PDS — Standby Power Status Bit
0 = Loss of standby power.
1 = No loss of standby power
The RAM array can be powered by a standby power source (V
STBY
) while V
DD
to the microcontroller is
turned off. PDS indicates when V
STBY
has fallen below a reference level for a specified period of time.
To detect power loss, software must first set PDS, then monitor its state during normal operation and
following reset.
RASP[1:0] — RAM Array Space Field
o = TPURAM array is placed in unrestricted space
1 = TPURAM array is placed in supervisor space.
This bit limits access to the SRAM array in microcontrollers that support separate user and supervisor
operating modes. Because the CPU16 in the MC68HC16Y1 operates in supervisor mode only, RASP
has no effect.
TRAMTST
— RAM Test Register
TRAMTST is used for factory test of the TPURAM module.
$YFFB02
TRAMBAR is used to specify an array base address in the system memory map. This prevents acci-
dental remapping of the array. TRAMBAR can be written only once after reset.
TRAMBAR[15:3] — RAM Array Base Address Field
This field specifies bits [23:11] of the array base address. The array must be enabled in order to be ac-
cessed. Since the states of ADDR[23:20] follow the state of ADDR19 in the MC68HC16Y1, addresses
in the range $080000 to $F7FFFF cannot be accessed.
RAMDS — RAM Array Disable Status Bit
0 = RAM array is enabled
1 = RAM array is disabled
RAMDS indicates whether the array is active or disabled. The array is disabled after reset. Writing a
valid base address into RAMBAR automatically clears RAMDS and enables the array.
8.3 TPURAM Operation
There are six TPURAM operating modes, as follows.
The RAM module is in normal mode when powered by V
DD
. The array can be accessed by byte, word,
or long word. A byte or aligned word (high-order byte is at an even address) access only takes one bus
cycle or two system clocks. A long word or misaligned word access requires two bus cycles.
Standby mode is intended to preserve RAM contents when V
DD
is removed. SRAM contents are main-
tained by V
STBY
. Circuitry within the SRAM module switches to the higher of V
DD
or V
STBY
with no loss
of data. When SRAM is powered by V
STBY
, access to the array is not guaranteed.
Reset mode allows the CPU to complete the current bus cycle before resetting. When a synchronous
reset occurs while a byte or word SRAM access is in progress, the access will be completed. If reset
occurs during the first word access of a long-word operation, only the first word access will be complet-
ed. If reset occurs during the second word access of a long word operation, the entire access will be
completed. Data being read from or written to the RAM may be corrupted by asynchronous reset.
TRAMBAR
— RAM Base Address and Status Register
$YFFB04
16
3
0
ADDR
23
ADDR
22
ADDR
21
ADDR
20
ADDR
19
ADDR
18
ADDR
17
ADDR
16
ADDR
15
ADDR
14
ADDR
13
ADDR
12
ADDR
11
NOT
USED
RAMDS
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC16Z1 | 16-Bit Modular Microcontroller(16位模塊化微控制器) |
| MC68HC24 | Port Replacement Unit (PRU) |
| MC68HC24D | Port Replacement Unit (PRU) |
| MC68HC705J | Microcontrollers |
| MC68HC705K1 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC16Z1CAG | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC16Z1CAG16 | 功能描述:16位微控制器 - MCU 16 BIT MCU 1K RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MC68HC16Z1CAG16 | 制造商:Freescale Semiconductor 功能描述:IC16-BIT MICROCONTROLLER |
| MC68HC16Z1CAG20 | 功能描述:16位微控制器 - MCU 16 BIT MCU 1K RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MC68HC16Z1CAG20 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。